Semiconductor memory device and control method thereof

Details Semiconductor memory device and control method thereof Semiconductor memory device and control method thereof

2006-05-23

2010-02-16

Zarabian, Amir (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S186000, C365S218000, C365S104000, C365S185250, C365S185260

Reexamination Certificate

active

07663923

ABSTRACT:
This invention provides a semiconductor memory device in which standby current is suppressed to a small level. A ROM device includes memory cells for reading data corresponding to impedance between a terminal connected to bit lines and a source terminal and source power lines connected to the source terminal. In this ROM device, bias voltage is applied between the terminals of selected memory cells.

REFERENCES:
patent: 4399523 (1983-08-01), Gerber et al.
patent: 4434478 (1984-02-01), Cook et al.
patent: 4597064 (1986-06-01), Giebel
patent: 4792925 (1988-12-01), Corda et al.
patent: 4996571 (1991-02-01), Kume et al.
patent: 5222040 (1993-06-01), Challa
patent: 5267209 (1993-11-01), Yoshida
patent: 5289416 (1994-02-01), Iwai et al.
patent: 6449188 (2002-09-01), Fastow
patent: 7236403 (2007-06-01), Deml et al.
patent: 09-007382 (1997-01-01), None
patent: 2004-158111 (2004-06-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device and control method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and control method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and control method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4179847