Nonvolatile memory device and method of programming/reading...

Details Nonvolatile memory device and method of programming/reading... Nonvolatile memory device and method of programming/reading...

2005-12-02

2010-02-16

Ho, Hoai V (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185170

Reexamination Certificate

active

07663918

ABSTRACT:
A nonvolatile memory device includes a first memory block including a plurality of memory cells provided between a first drain selection transistor and a source selection transistor; and a second memory block including a plurality of memory cells provided between a second drain selection transistor and the source selection transistor. The first and second memory blocks share the same source selection transistor that is supplied with a voltage via a source selection line.

REFERENCES:
patent: 5790457 (1998-08-01), Kim et al.
patent: 6285587 (2001-09-01), Kwon
patent: 6418059 (2002-07-01), Kreifels et al.
patent: 6570781 (2003-05-01), Lee et al.
patent: 6597605 (2003-07-01), Kreifels et al.
patent: 6714456 (2004-03-01), Ogura et al.
patent: 6803630 (2004-10-01), Pio et al.
patent: 2004/0165438 (2004-08-01), Chevallier
patent: 2000-222895 (2000-08-01), None
patent: 100197553 (1999-02-01), None
patent: 10-2001-0003655 (2001-01-01), None
patent: 200421349 (2004-10-01), None
patent: 200427071 (2004-12-01), None

Affiliated with

Also associated with

Rating

Nonvolatile memory device and method of programming/reading... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory device and method of programming/reading..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device and method of programming/reading... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4171286