Method and system for fast implementation of an...

Details Method and system for fast implementation of an... Method and system for fast implementation of an...

2005-05-13

2010-06-01

Malzahn, David H (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07730116

ABSTRACT:
A processor includes a multi-stage pipeline having a plurality of stages. Each stage is capable of receiving input values and providing output values. Each stage performs one of a plurality of data transformations using the input values to produce the output values. The data transformations collectively approximate at least one of: a discrete cosine transform and an inverse discrete cosine transform. The stages do not use any multipliers to perform the data transformations.

REFERENCES:
patent: 4791598 (1988-12-01), Liou et al.
patent: 5285402 (1994-02-01), Keith
patent: 5477478 (1995-12-01), Okamoto et al.
patent: 5801975 (1998-09-01), Thayer et al.
patent: 6460061 (2002-10-01), Dick
patent: 7035332 (2006-04-01), He et al.

Affiliated with

Also associated with

Rating

Method and system for fast implementation of an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for fast implementation of an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for fast implementation of an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4170158