Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2007-09-07
2010-12-28
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S108000, C438S666000, C438S667000, C257SE23011, C257SE21001
Reexamination Certificate
active
07858439
ABSTRACT:
Disclosed are a stacked semiconductor package and a method for manufacturing the same. The method for manufacturing a stacked semiconductor package includes preparing a substrate formed with a seed metal layer; laminating semiconductor chips having via holes aligned with one another on the seed metal layer to form a semiconductor chip module; and growing a conductive layer inside of the via holes using the seed metal layer to form a conductive growth layer inside of the via holes.
REFERENCES:
patent: 4897708 (1990-01-01), Clements
patent: 5380681 (1995-01-01), Hsu
patent: 5481133 (1996-01-01), Hsu
patent: 6448661 (2002-09-01), Kim et al.
patent: 6577013 (2003-06-01), Glenn et al.
patent: 7122457 (2006-10-01), Tanida et al.
patent: 7579667 (2009-08-01), Brogan et al.
patent: 2003/0107119 (2003-06-01), Kim
patent: 2005/0287783 (2005-12-01), Kirby et al.
patent: 2006/0102993 (2006-05-01), Tsai et al.
patent: 2007/0018313 (2007-01-01), Gomyo et al.
patent: 2008/0230923 (2008-09-01), Jo et al.
patent: 2009/0014891 (2009-01-01), Chang et al.
patent: 1553490 (2004-12-01), None
patent: 1655333 (2005-08-01), None
patent: 1744315 (2006-03-01), None
patent: 199952644 (1999-07-01), None
patent: 1020030046791 (2003-06-01), None
patent: 1020030050665 (2003-06-01), None
patent: 1020060068201 (2006-06-01), None
Machine translation for Jae Bong Ryu, The stacked chip package and manufacturing method thereof,Jun. 25, 2003, pp. 1-16.
Garber Charles D
Hynix / Semiconductor Inc.
Ladas & Parry LLP
Roman Angel
LandOfFree
Stacked semiconductor package and method for manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked semiconductor package and method for manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked semiconductor package and method for manufacturing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4168440