Techniques for integrated circuit clock management

Details Techniques for integrated circuit clock management Techniques for integrated circuit clock management

2007-05-17

2010-06-15

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S298000

Reexamination Certificate

active

07737752

ABSTRACT:
A clock generator (622) includes a first circuit (812) and a second circuit (814). The first circuit (812) includes a first clock input configured to receive a first clock signal at a first frequency, a second clock input configured to receive a second clock signal at the first frequency, and an output. The second clock signal is out-of-phase with the first clock signal. The second circuit (814) is coupled to the first circuit (812) and includes a mode signal input configured to receive a mode signal. The output of the first circuit (812) is configured to provide a generated clock signal whose effective frequency is based on the first and second clock signals and the mode signal.

REFERENCES:
patent: 4590602 (1986-05-01), Wolaver
patent: 4600895 (1986-07-01), Landsman
patent: 4758945 (1988-07-01), Remedi
patent: 5151986 (1992-09-01), Langan et al.
patent: 5233316 (1993-08-01), Yamada et al.
patent: 5268656 (1993-12-01), Muscavage
patent: 5291070 (1994-03-01), Witt
patent: 5586308 (1996-12-01), Hawkins et al.
patent: 5828869 (1998-10-01), Johnson et al.
patent: 6157265 (2000-12-01), Hanjani
patent: 6281721 (2001-08-01), Kinget et al.
patent: 6281759 (2001-08-01), Coffey
patent: 6316982 (2001-11-01), Gutierrez, Jr.
patent: 6385126 (2002-05-01), Jung et al.
patent: 6411135 (2002-06-01), Komoto
patent: 6694389 (2004-02-01), Coates et al.
patent: 6715094 (2004-03-01), Jacobs
patent: 6983354 (2006-01-01), Jeddeloh
patent: 7319345 (2008-01-01), Farjad-rad et al.
patent: 7456674 (2008-11-01), Oakland
patent: 2002/0140486 (2002-10-01), Boerstler et al.
patent: 2004/0119521 (2004-06-01), Kurd et al.
patent: 2008/0094117 (2008-04-01), Stoler et al.
Actions on the Merits by the U.S.P.T.O. as of May 20, 2009, 2 pages.
Chakraborty et al., “Efficient Self-Timed Interfaces for Crossing Clock Domains,” Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, IEEE 2003, pp. 1-11.
Chelcea et al., “A Low-Latency FIFO for Mixed-Clock Systems,” Department of Computer Science, Columbia University, 8 pages.
Chelcea et al., “Robust Interfaces for Mixed-Timing Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, No. 8, Aug. 2004, p. 857-873.
Messerschmitt, David G., “Synchronization in Digital System Design,” IEEE Journal on Selected Areas in Communications, vol. 8, No. 8, Oct. 1990, pp. 1404-1419.
Seizovic, Jakov N., “Pipeline Synchronization,” Myricom, Inc., 0-8186-6210-7/94, IEEE 1994, pp. 87-96.
PCT International Search Report for PCT/2008/006342, 3 pages.
Actions on the Merits by the U.S.P.T.O. as of Jun. 24, 2009, 1 page.

Affiliated with

Also associated with

Rating

Techniques for integrated circuit clock management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Techniques for integrated circuit clock management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for integrated circuit clock management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4165972