Output clock adjustment for a digital I/O between physical...

Details Output clock adjustment for a digital I/O between physical... Output clock adjustment for a digital I/O between physical...

2004-01-09

2010-10-19

Mills, Donald L (Department: 2462)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S509000, C370S516000, C370S519000, C375S354000, C375S356000

Reexamination Certificate

active

07817674

ABSTRACT:
Output clock adjustment for a digital I/O between physical layer devices and media access controller. A method is disclosed for transferring data received on the input of a physical layer device from a transmission medium to an output associated with the physical layer device and to a media independent layer, the transferred data associated with transferred timing information from the physical layer device to the media independent layer. A receive clock is generated and then the data transitions in the received data are synchronized to at least one edge of the receive clock to provide synchronized receive data. The synchronized received data is then transmitted to the media independent layer. The generated receive clock is delayed by a predetermined clock delay to provide a delayed receive clock, and wherein the data transitions in the synchronized receive data is positioned relative to the rising edge of the delayed receive clock at a predetermined position therein following the rising edge thereof. The delayed receive clock transmitting with the transmitted synchronized receive data.

REFERENCES:
patent: 3908084 (1975-09-01), Wiley
patent: 4415984 (1983-11-01), Gryger et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5243229 (1993-09-01), Gabara et al.
patent: 5298800 (1994-03-01), Dunlop et al.
patent: 5737589 (1998-04-01), Doi et al.
patent: 5870594 (1999-02-01), Doi et al.
patent: 5955894 (1999-09-01), Vishwanthaiah et al.
patent: 6047021 (2000-04-01), Grimes et al.
patent: 6108794 (2000-08-01), Erickson
patent: 6115769 (2000-09-01), Anderson et al.
patent: 6127862 (2000-10-01), Kawasumi
patent: 6175258 (2001-01-01), Yim
patent: 6345328 (2002-02-01), Rozario et al.
patent: 6380758 (2002-04-01), Hsu et al.
patent: 6535057 (2003-03-01), Chakravarthy
patent: 6566904 (2003-05-01), van Bavel et al.
patent: 7043893 (2006-05-01), Stalder et al.
patent: 7333570 (2008-02-01), Aung et al.
Gabara, Thaddeus J. & Knauer, Scott C.; “Digitally Adjustable Resistors in CMOS for High-Performance Applications”; IEEE Journal of Solid-State Circuits, Aug. 1992, pp. 1176-1185, vol. 27, No. 8.

Affiliated with

Also associated with

Rating

Output clock adjustment for a digital I/O between physical... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output clock adjustment for a digital I/O between physical..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output clock adjustment for a digital I/O between physical... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4162703