Electronic circuit

Details Electronic circuit Electronic circuit

2005-08-17

2010-10-12

Chou, Albert T (Department: 2471)

Multiplex communications

Crosstalk suppression

C257S777000

Reexamination Certificate

active

07813259

ABSTRACT:
An electronic circuit capable of reducing crosstalk to such a degree that the crosstalk can be substantially disregarded even where a plurality of communications channels are juxtaposed in close proximity to each other when achieving communications between substrates by inductive coupling. The transmitter coils11are placed on a lower chip and the receiver coils12are placed on an upper chip, and where it is assumed that the distance between the chips is X, and the distance between the communications channels is Y (that is, the horizontal distance between the coil centers), there exists a position, where the magnetic flux density in the receiver coils12resulting from the transmitter coils11becomes zero (0), at a predetermined Yo. That is, because large crosstalk occurs when Y is small, and small crosstalk of an inverted symbol occurs when Y is large, in the meantime, there will exist a position, where the value obtained by integrating the magnetic flux density B in the receiver coils12becomes zero (0), without fail. No crosstalk is theoretically generated at the position.

REFERENCES:
patent: 5701037 (1997-12-01), Weber et al.
patent: 6486405 (2002-11-01), Lin
patent: 7102455 (2006-09-01), Lin et al.
patent: 01-187666 (1989-07-01), None
patent: 2005-228981 (2005-08-01), None
Ohguro et al; “Ultra-thin chip with permalloy film for high performance MS/FR CMOS;” 2004 Symposium on VLSI Tech. Digest of Technical Papers (Jun. 2004) pp. 220-221 (cited in ISR).
Miura et al; “Cross Talk Countermeasures in Inductive Inter-chip Wireless Superconnect;” 2004 Custom Integrated Circuits Conference (Oct. 2004) pp. 99-102 (Cited in ISR).
Mizoguchi et al; “A 1.2Gb/s/pin Wireless Superconnect based on Inductive Inter-chip Signaling (IIS);” 2004 IEEE International Solid-State Circuits Conferences (Feb. 2004); pp. 142-143.
Miura et al; “Analysis and Design of Transceiver Circuit and Inductor Layout for Inductive Inter-chip Wireless Superconnect;” 2004 Symposium on VLSI Circuits Digest of Technical Papers (Jun. 2004) pp. 246-249.
International Search Report dated Dec. 6, 2005.

Affiliated with

Also associated with

Rating

Electronic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4157943