Synchronization circuitry writing test data in a shift...

Details Synchronization circuitry writing test data in a shift... Synchronization circuitry writing test data in a shift...

2007-09-06

2009-12-15

Tran, Phuc H (Department: 2416)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S503000, C370S412000

Reexamination Certificate

active

07633975

ABSTRACT:
Synchronization circuitry includes a switcher controlled by a central processing unit to select either received data or an output of the last stage of a shift register to input the selected data to the input of the first stage of the shift register. The central processing unit is able to write test data to the shift register in a short time, so that the shift register can test block synchronization and frame synchronization by shifting CPU data in response to a clock signal. The synchronization circuitry is therefore capable of performing a synchronous operation with a 16-bit shift clock signal, so that it can shorten the time required for design and tests.

REFERENCES:
patent: 6072783 (2000-06-01), Riley
patent: 2002/0122435 (2002-09-01), Mundkur et al.
patent: 2005/0201399 (2005-09-01), Woodward et al.
patent: 06-141056 (1994-05-01), None

Affiliated with

Also associated with

Rating

Synchronization circuitry writing test data in a shift... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization circuitry writing test data in a shift..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization circuitry writing test data in a shift... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4149208