Non-volatile storage with source bias all bit line sensing

Details Non-volatile storage with source bias all bit line sensing Non-volatile storage with source bias all bit line sensing

2007-06-29

2009-06-09

Mai, Son L (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185170, C365S185180

Reexamination Certificate

active

07545678

ABSTRACT:
A NAND string in which bit line-to-bit line noise is discharged prior to sensing a programming condition of a selected non-volatile storage element in the NAND string. A source voltage is applied which boosts the voltage in conductive NAND strings. The voltage boost results in capacitive coupling of noise to neighboring NAND strings. A current pull down device is used to discharge each NAND string prior to performing sensing. After each NAND string is coupled to a discharge path for a predetermined amount of time, bit lines of the NAND string are coupled to voltage sense components for sensing the programming condition of the selected non-volatile storage elements based on a potential of the bit lines. The selected non-volatile storage elements may have a negative threshold voltage. Further, a word line associated with the selected non-volatile storage elements may be set at ground.

REFERENCES:
patent: 5386422 (1995-01-01), Endoh
patent: 5521865 (1996-05-01), Ohuchi
patent: 5522580 (1996-06-01), Varner, Jr.
patent: 5570315 (1996-10-01), Tanaka
patent: 5774397 (1998-06-01), Endoh
patent: 5936890 (1999-08-01), Yeom
patent: 6031760 (2000-02-01), Sakui
patent: 6046935 (2000-04-01), Takeuchi
patent: 6222762 (2001-04-01), Guterman
patent: 6266270 (2001-07-01), Nobukata
patent: 6278636 (2001-08-01), Lee
patent: 6434042 (2002-08-01), Lee
patent: 6456528 (2002-09-01), Chen
patent: 6522580 (2003-02-01), Chen
patent: 6650566 (2003-11-01), Jeong
patent: 6717857 (2004-04-01), Byeon
patent: 6859397 (2005-02-01), Lutze
patent: 6982904 (2006-01-01), Shiga
patent: 7046568 (2006-05-01), Cernea
patent: 7050346 (2006-05-01), Maejima
patent: 7088621 (2006-08-01), Guterman
patent: 7187585 (2007-03-01), Yan
patent: 7196928 (2007-03-01), Chen
patent: 7260670 (2007-08-01), Kawai
patent: 7345913 (2008-03-01), Isobe
patent: 7349264 (2008-03-01), Mokhlesi
patent: 7379333 (2008-05-01), Lee et al.
patent: 7421557 (2008-09-01), Lee
patent: 2004/0057287 (2004-03-01), Cernea
patent: 2004/0109357 (2004-06-01), Cernea
patent: 2004/0255090 (2004-12-01), Guterman
patent: 2004/0264247 (2004-12-01), Kim
patent: 2005/0013169 (2005-01-01), Tanaka
patent: 2005/0024939 (2005-02-01), Chen
patent: 2006/0126390 (2006-06-01), Gorobets
patent: 2006/0140007 (2006-06-01), Cernea
patent: 2006/0158947 (2006-07-01), Chan
patent: 2007/0230253 (2007-10-01), Kim
Notice of Allowance dated Sep. 17, 2008, U.S. Appl. No. 11/772,002, filed Jun. 29, 2007.
International Search Report and Written Opinion of the International Searching Authority, dated Oct. 29, 2008, PCT Appl. PCT/US2008/068525, filed Jun. 27, 2008.
U.S. Appl. No. 11/772,002, filed Jun. 29, 2007.

Affiliated with

Also associated with

Rating

Non-volatile storage with source bias all bit line sensing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile storage with source bias all bit line sensing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile storage with source bias all bit line sensing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4139916