Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2008-03-25
2009-12-01
Ha, Dac V (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S360000, C375S362000, C375S375000, C370S517000, C327S161000, C327S162000, C714S731000, C714S744000
Reexamination Certificate
active
07627066
ABSTRACT:
An apparatus that reduces sampling errors for data communicated between devices uses phase information acquired from a timing reference signal such as a strobe signal to align a data-sampling signal for sampling a data signal that was sent along with the timing reference signal. The data-sampling signal may be provided by adjustably delaying a clock signal according to the phase information acquired from the strobe signal. The data-sampling signal may also have an improved waveform compared to the timing reference signal, including a fifty percent duty cycle and sharp transitions. The phase information acquired from the timing reference signal may also be used for other purposes, such as aligning received data with a local clock domain, or transmitting data so that it arrives at a remote device in synchronism with a reference clock signal at the remote device.
REFERENCES:
patent: 4663735 (1987-05-01), Novak et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5642386 (1997-06-01), Rocco
patent: 5646968 (1997-07-01), Kovacs et al.
patent: 5838749 (1998-11-01), Casper et al.
patent: 5844436 (1998-12-01), Altmann
patent: 5870594 (1999-02-01), Doi et al.
patent: 5910740 (1999-06-01), Underwood
patent: 5948083 (1999-09-01), Gervasi
patent: 5990968 (1999-11-01), Naka et al.
patent: 6085345 (2000-07-01), Taylor
patent: 6100733 (2000-08-01), Dortu et al.
patent: 6111446 (2000-08-01), Keeth
patent: 6114879 (2000-09-01), Popplewell et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6166572 (2000-12-01), Yamaoka
patent: 6172937 (2001-01-01), Ilkbahar et al.
patent: 6178212 (2001-01-01), Akashi
patent: 6201423 (2001-03-01), Taguchi et al.
patent: 6396888 (2002-05-01), Notani et al.
patent: 6444644 (2002-09-01), Bruckdorfer et al.
patent: 6470405 (2002-10-01), Barth et al.
patent: 6542976 (2003-04-01), Barth et al.
patent: 6570944 (2003-05-01), Best et al.
patent: 6591353 (2003-07-01), Barth et al.
patent: 6836503 (2004-12-01), Best et al.
patent: 7349269 (2008-03-01), Schaefer
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 2001-306176 (2001-02-01), None
patent: WO 98/37656 (1998-08-01), None
Micron Technology Inc.DesignLinearticle entitled, “DDR SDRAM Functionality and Controller Read Data Capture,” vol. 8, Issue 3, 3Q99.
IEEE Micro article entitled, “SLDRAM: High-Performance, Open Standard Memory,” by P. Gillingham et al., Nov./Dec. 1997, pp. 29-39.
Intel Corporation article entitled, “High Speed, High Bandwidth External Cache Bus with a Center-Tapped Termination Scheme,” by Harry Muljono, Naveen Cherukuri and Alper Ilkbahar, pp. 1-7,2000.
Cahners EDN ACESS article entitled, “DDR-SDRAM, High-Speed, Source Synchronous Interfaces Create Design Challenges,” Sep. 2, 1999, printed Feb. 11, 2001.
MicroNews article entitled, “A 1.6GBps 1Gb Double Data Rate Synchronous DRAM,” Third Quarter 1999, vol. 5, No. 3, printed Feb. 24, 2001.
IEEE article entitled, “SP 22.5: A 833Mb/s 2.5V 4Mb Data Rate SRAM,” by H.C. Park et al., pp. 22.5-2 to 22.5-9, copyright 1998.
1999 ISSCC Slide Supplement article entitled, “Outline,” copyright IEEE, 14 pages.
U.S. Appl. No. 10/353,608, filed Jan. 28, 2003, Scott C. Best.
JEDEC Solid State Technology Association—JEDEC Standard, “Double Data Rate (DDR) SDRAM Specification”, JESD79. Jun. 2000. 3 cover pages, p. i, and pp. 1-80.
IEEE Journal of Solid-State Circuits, vol. 34, No. 4, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface”, by Yasunobu Nakase et al. Apr. 1999. pp. 494-501.
IEEE International Solid-State Circuits Conference, WP 24.3. “A 800MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL”, by Lluis Paris et al. 1999. 10 pages.
ISSCC Slide Supplement—ISSCC 99 / Session 24 / DRAM / Paper WP 24.3. “WP24.3: An 800MB/s 72 Mb SLDRAM with Digitally-Calibrated DLL”, by Lluis Paris et al. 1999. pp. 352-353.
U.S. Appl. No. 10/852,864, filed May 24, 2004, Best et al.
Best Scott C.
Lambrecht Frank
Roberts David B.
Warmke Richard E.
Behiel Arthur J.
Ha Dac V
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
Apparatus for data recovery in a synchronous chip-to-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for data recovery in a synchronous chip-to-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for data recovery in a synchronous chip-to-chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4133614