Register logging in pipelined computer using register log queue

Details Register logging in pipelined computer using register log queue Register logging in pipelined computer using register log queue

1993-09-23

1995-09-12

Coleman, Eric

Boots, shoes, and leggings

3642545, 3642552, 3642619, 364DIG1, G06F 934

Patent

active

054505550

ABSTRACT:
A pipelined processor has an instruction unit for decoding instructions and pre-processing operands prior to instruction execution, and an execution unit for executing the decoded instructions. The pre-processing of operands includes changes to general purpose registers, and the changes are recorded in an RLOG queue having read and write pointers. Instruction context for the RLOG queue entries is maintained in a separate RLOG base queue. When decoding begins for a new instruction, the RLOG base queue is loaded with the RLOG write pointer to the first RLOG queue entry that would record a register change for that next instruction. Each time an operand is processed that changes a general purpose register, the value of the change is recorded in the entry pointed to by the RLOG queue write pointer, and the RLOG queue write pointer is advanced. When the execution unit retires an instruction, its entries in the RLOG queue are discarded by advancing the RLOG queue read pointer to the pointer read from the RLOG base queue, and the pointer read from the RLOG base queue is removed from the RLOG base queue. During an unwind process in response to an exception, a micro-control unit successively reads a register change from the RLOG queue, checks whether the RLOG queue is empty, restores the register, and advances the RLOG queue read pointer until the RLOG queue becomes empty, and then resets the RLOG queue and the RLOG base queue.

REFERENCES:
patent: Re32493 (1987-09-01), Matsumoto et al.
patent: 4054945 (1977-10-01), Ichiko
patent: 4789925 (1988-12-01), Lahti
patent: 4807111 (1989-02-01), Cohen
patent: 4875160 (1989-10-01), Brown, III
patent: 4891753 (1990-01-01), Budde et al.
patent: 5101341 (1992-03-01), Circello
patent: 5109495 (1992-04-01), Fite
patent: 5155843 (1992-11-01), Stamm et al.
patent: 5167026 (1992-11-01), Murry et al.
Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transactions in Computers C-35 (Sep. 1986) No. 9, New York, N.Y., pp. 815-828.
Matsumoto et al., "A High-Performance Architecture for Variable Length Instructions", Systems & Computers in Japan, No. 3 (May 1985), Washington D.C., pp. 19-28.
Fossum et al., "New VAX Squeezes Mainframe Power Into Mini Package", Computer Design, vol. 24, No. 3 (Mar. 1985), Littleton, Mass., pp. 173-181.

Affiliated with

Also associated with

Rating

Register logging in pipelined computer using register log queue does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Register logging in pipelined computer using register log queue , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register logging in pipelined computer using register log queue will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-413339