Processor controlled memory refresh

Details Processor controlled memory refresh Processor controlled memory refresh

1976-10-29

1979-10-23

Zache, Raulfe B.

Boots, shoes, and leggings

365222, G06F 1300, G11C 1300

Patent

active

041722825

ABSTRACT:
In an electronic data processing system having a plurality of dynamic memory units associated therewith, the presently disclosed technique simultaneously refreshes a plurality of asynchronously operating memory units providing synchronous availability to the processor. The processor includes means for determining whether any of the memory units will be required by the processor within a time interval required to perform a refresh operation and, if not, then a "force refresh" signal is sent to the memory system to synchronously refresh all the memory units. Each of the dynamic memory units retains its internal refresh scheme to prevent loss of the stored information in the event that a force refresh signal is not received within the retention time of the dynamic memory unit.

REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 3541530 (1970-11-01), Spampinato et al.
patent: 3748651 (1973-07-01), Mesnik
patent: 3800295 (1974-03-01), Anderson, Jr. et al.
patent: 3810129 (1974-05-01), Behman et al.
patent: 3811117 (1974-05-01), Anderson, Jr. et al.
patent: 4006468 (1977-02-01), Webster
patent: 4028675 (1977-06-01), Frankenberg
patent: 4074355 (1978-02-01), Tubbs
patent: 4084154 (1978-04-01), Panigrahi

Affiliated with

Also associated with

Rating

Processor controlled memory refresh does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor controlled memory refresh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor controlled memory refresh will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-411489