Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2002-12-20
2009-10-20
Malzahn, David H (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07606852
ABSTRACT:
A CORDIC unit for the iterative approximation of a vector rotation through a rotary angle θ by a number of elementary rotations through elementary angles αi, including elementary rotation stages for respectively affecting an elementary rotation through an elementary angle αias an iteration step in the iterative approximation. After such an elementary rotation there remains a residual angle through which rotation is still to be affected. The elementary rotation stages of the CORDIC unit are adapted for rotation through elementary angles αigiven by powers of two with a negative integral exponent. The CORDIC unit can also include a triggering device for triggering the elementary rotations, a triggering device which is adapted prior to each iteration step to compare the residual angle to at least one of the elementary angles and to omit those elementary rotation stages whose elementary angles are greater than the residual angle.
REFERENCES:
patent: 5317753 (1994-05-01), Kuenemund et al.
patent: 6349317 (2002-02-01), Kantabutra
patent: 6656852 (2003-12-01), Rotondaro et al.
patent: 2003/0097388 (2003-05-01), Wu et al.
patent: 2003/0119291 (2003-06-01), Ahn et al.
patent: 2003/0228747 (2003-12-01), Ahn et al.
patent: 2004/0057503 (2004-03-01), Kelley
patent: 4126953 (1993-02-01), None
patent: 4335925 (1995-04-01), None
patent: 0 297 588 (1989-01-01), None
patent: 0297588 (1989-01-01), None
IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 6, Jun. 2001, (pp. 548-561), Modified Vector Rotational CORDIC (MVR-CORDIC) Algorithm and Architecture, Cheng-Shing Wu and An-Yeu Wu, Member, IEEE.
IEEE Transactions on Computers, vol. 43, No. 11, Nov. 1994, (pp. 1339-1344), A Unified and Division-Free CORDIC Argument Reduction Method with Unlimited Convergence Domain Including Inverse Hyperbolic Functions, Helmut Hahn, et al.
XP-001022227, A Unified Algorithm for Elementary Functions by J.S. Walter, Hewlett Packard Company, Palo Alto, CA, (pp. 379-385), 1971.
IEEE Signal Processing Magazine, Jul. 1992, (pp. 16-35), CORDIC-Based VLSI Architectures for Digital Signal Processing, Yu Hen Hu.
English translation of Abstract for DE 4126953 A1.
English translation of Abstract for DE 4335925 A1.
Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP 1983; J. Delosme; “VLSI Implementation of Rotations in Pseudo-Euclidean Spaces”; 1983; pp. 927-930.
Grass Eckhard
Maharatna Koushik
Sundar Dhar Anindya
Swapna Banerjee
IHP-GmbH-Innovations for High Performance Microelectronics/Insti
Malzahn David H
Ware Fressola Van Der Sluys & Adolphson LLP
LandOfFree
CORDIC unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with CORDIC unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CORDIC unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4114065