Data processing: software development – installation – and managem – Software program development tool – Testing or debugging
Reexamination Certificate
2004-10-29
2009-02-17
Zhen, Wei Y (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Testing or debugging
C712S227000, C712S237000, C712S238000
Reexamination Certificate
active
07493600
ABSTRACT:
A method for verifying a branch prediction mechanism and an accessible recording medium for storing a verification program are provided. The method is used for verifying the branch prediction mechanism, such as a branch target buffer (BTB), in a processor. The method comprises providing and executing a verification program in the processor. The verification program comprises at least one branch instruction, which determines whether to use a recursive call and execute the verification program according to a given condition.
REFERENCES:
patent: 5963739 (1999-10-01), Homeier
patent: 6026477 (2000-02-01), Kyker et al.
patent: 6088793 (2000-07-01), Liu et al.
patent: 6263427 (2001-07-01), Cummins et al.
patent: 6332190 (2001-12-01), Hara
patent: 6772410 (2004-08-01), Komatsu et al.
patent: 6871341 (2005-03-01), Shyr
patent: 2003/0135844 (2003-07-01), Yellin et al.
Sonh et al., An implementation of branch target buffer for high performance applications, TENCON '95. 1995 IEEE Region 10 International Conference on Microelectronics and VLSI, Nov. 6-10, 1995, pp. 492-495.
Velev, A new generation of ISCAS benchmarks from formal verification of high-level microprocessors, Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on, vol. 5 May 23-26, 2004, pp. V-213-V-216, IEEE.
Velev, Using positive equality to prove liveness for pipelined microprocessors, Design Automation Conference, 2004, Proceedings of the ASP-DAC 2004. Asia and South Pacific Jan. 27-30, 2004 pp. 316-321, IEEE.
Qiao-yan et al., A functional verification method for pipelined DSP, Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on, vol. 3 Oct. 18-21, 2004, pp. 2055-2058, IEEE.
An implementation of branch target buffer for high performance applications, Seung II Sonh; Hoon Mo Yang; Moon Key Lee, IEEE, 1995, pp. 492-495.
Formal verification of superscalar microprocessors with multicycle functional units, exceptions, and branch prediction, Velev, M.N.; Bryant, R.E., IEEE, 2000, pp. 112-117.
Fast branch & bound algorithms for optimal feature selection, Somol, P.; Pudil, P.; Kittler, J., IEEE, vol. 26 Issue: 7, 2004, pp. 900-912.
Faraday Technology Corp.
Hsu Winston
Rampuria Satish S.
Zhen Wei Y
LandOfFree
Method for verifying branch prediction mechanism and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for verifying branch prediction mechanism and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for verifying branch prediction mechanism and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4110787