Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2004-06-30
2009-06-02
Liu, Shuwang (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S376000, C375S373000, C375S215000, C375S374000, C375S327000
Reexamination Certificate
active
07542535
ABSTRACT:
A method includes receiving a serial data signal including a preamble and an embedded clock signal having an embedded clock signal frequency, and processing the preamble using logic to determine the embedded clock signal frequency. An apparatus includes a counter unit, a state machine, and a logic unit. The counter unit includes a data port, a clock port and a plurality of counters. In operation, the data port receives a serial data signal and the clock port receives a clock signal having a clock signal frequency. The serial data signal includes a preamble and an embedded clock signal having an embedded clock signal frequency. The state machine identifies at least one of the plurality of counters to count between transitions in the preamble in response to the clock signal. The logic unit is coupled to the plurality of counters and determines the embedded clock signal frequency.
REFERENCES:
patent: 4787095 (1988-11-01), Forth et al.
patent: 2004/0057542 (2004-03-01), Knapp et al.
patent: 2004/0080671 (2004-04-01), Siemens et al.
patent: 2006/0034388 (2006-02-01), Mizuguchi et al.
Intel Corporation
Liu Shuwang
Schwegman Lundberg & Woessner, P.A.
Timory Kabir A
LandOfFree
Method and apparatus for recovering a clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for recovering a clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for recovering a clock signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4094433