Methods and systems for reducing a sign-bit pulse at a...

Details Methods and systems for reducing a sign-bit pulse at a... Methods and systems for reducing a sign-bit pulse at a...

2007-10-18

2009-11-17

Williams, Howard (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

C341S152000

Reexamination Certificate

active

07619549

ABSTRACT:
For a sigma-delta digital-to-analog converter (SD DAC) that includes a voltage output and a low-pass filter having a given order, methods and systems for reducing a sign-bit pulse at the voltage output of the SD DAC without requiring use of a higher order low-pass filter are disclosed. A method includes receiving a first waveform and a second waveform, the first and second waveforms having a first phase relationship; setting the first phase relationship between the first and second waveforms to a second phase relationship by aligning at least one of the first and second waveforms such that a transition of the second waveform is approximately half way between a rising edge and adjacent falling edge of the first waveform; upon setting the second phase relationship, multiplying the first and second waveforms to produce a digital input; and providing the digital input to the SD DAC.

REFERENCES:
patent: 5323157 (1994-06-01), Ledzius et al.
patent: 5764171 (1998-06-01), Stikvoort
patent: 6714084 (2004-03-01), Smith
patent: 2002/0084924 (2002-07-01), Cusinato et al.
patent: 2003/0151535 (2003-08-01), Melanson et al.
patent: 2005/0024248 (2005-02-01), Koch
patent: 2005/0219104 (2005-10-01), Mallinson

Affiliated with

Also associated with

Rating

Methods and systems for reducing a sign-bit pulse at a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and systems for reducing a sign-bit pulse at a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for reducing a sign-bit pulse at a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4084260