Electrical computers and digital processing systems: multicomput – Computer network managing – Computer network access regulating
Reexamination Certificate
2002-12-20
2009-02-17
Dollinger, Tonia L (Department: 2143)
Electrical computers and digital processing systems: multicomput
Computer network managing
Computer network access regulating
C709S236000, C707S793000, C707S793000, C711S171000
Reexamination Certificate
active
07493392
ABSTRACT:
In one embodiment, the invention is an apparatus for assembling data for virtual concatenation. The apparatus includes an auxiliary memory having a set of storage locations for data. The apparatus also includes an external memory having a set of storage locations for data. The apparatus further includes a data assembler coupled to the auxiliary memory and the external memory. The data assembler is to read data of a virtual container from the external memory. The data assembler is also to store data of the virtual container in the auxiliary memory. The data assembler is further to determine if all data of the virtual container is present in the auxiliary memory. The data assembler is also to generate a set of addresses of the data of the virtual container in the auxiliary memory. The data assembler is further to read the data of the virtual container from the auxiliary memory. The data assembler is also to interleave the data of the virtual container.
REFERENCES:
patent: 4433378 (1984-02-01), Leger
patent: 4841526 (1989-06-01), Wilson et al.
patent: 4920483 (1990-04-01), Pogue et al.
patent: 4965794 (1990-10-01), Smith
patent: 5079693 (1992-01-01), Miller
patent: 5182651 (1993-01-01), Kishi
patent: 5291586 (1994-03-01), Jen et al.
patent: 5319648 (1994-06-01), Bux et al.
patent: 5386412 (1995-01-01), Park et al.
patent: 5471628 (1995-11-01), Phillips et al.
patent: 5825770 (1998-10-01), Coady et al.
patent: 5844923 (1998-12-01), Condon
patent: 5920572 (1999-07-01), Washington et al.
patent: 5930830 (1999-07-01), Mendelson et al.
patent: 5964835 (1999-10-01), Fowler et al.
patent: 6144574 (2000-11-01), Kobayashi et al.
patent: 6347097 (2002-02-01), Deng
patent: 6359911 (2002-03-01), Movshovich et al.
patent: 6442669 (2002-08-01), Wright et al.
patent: 6584584 (2003-06-01), Smith
patent: 6640297 (2003-10-01), Banning et al.
patent: 6654383 (2003-11-01), Haymes et al.
patent: 6714543 (2004-03-01), Brueckheimer et al.
patent: 6741594 (2004-05-01), Tzeng et al.
patent: 6763390 (2004-07-01), Kovacevic et al.
patent: 6957309 (2005-10-01), Gupta et al.
patent: 6961348 (2005-11-01), Yu
patent: 7035335 (2006-04-01), Iacobelli et al.
patent: 7061930 (2006-06-01), Mizobata
patent: 7069407 (2006-06-01), Vasudevan et al.
patent: 7073019 (2006-07-01), Banerjee et al.
patent: 7088732 (2006-08-01), Min
patent: 7324562 (2008-01-01), Shankar et al.
patent: 7400620 (2008-07-01), Verma
patent: 7420975 (2008-09-01), Vasudevan
patent: 2001/0008564 (2001-07-01), Hirao et al.
patent: 2001/0049726 (2001-12-01), Comeau et al.
patent: 2002/0009100 (2002-01-01), Raghavan et al.
patent: 2003/0120664 (2003-06-01), Davidson et al.
patent: 2003/0169735 (2003-09-01), Johnson et al.
patent: 2004/0064589 (2004-04-01), Boucher et al.
patent: 2004/0117584 (2004-06-01), Banerjee et al.
patent: 2004/0196847 (2004-10-01), Kuwabara
Nilam Ruparelia,Delivering Ethernet Over Sonet Using Virtual Concatenation, CommsDesign, Feb. 25, 2002, 8 pages, www.commsdesign.com/story/OEG20020225S0078.
Louis E. Frenzel,Programmable Framer Chip Improves OC-48 Efficiency, Electronic Design, Apr. 16, 2001, 4 pages.
Michael Timothy Moore,Filling the WAN-Communications-Line Card, designfeature, Apr. 18, 2002, 5 pages, www.ednmag.com.
Eddie Kohler, Robert Morris, Benjie Chen, “Programming Language Optimizatins For Modular Router Configurations” ACM SIGOPS Operating Systems Review, vol. 36, 30, 37, Issue, 5, 5, 10, Oct. 2002.
Imrich Chlamtac et al, “Scalable WDM Access Network Architecture Based on Photonic Slot Routing” IEEE/ACM Transactions on networking (TON), vol. 7, Issue 1, pp. 1-9, Feb. 1999.
Finney et al. “Using a Common Barrel Shifter for operand normalizatio, operand alignment and operand unpack & pack in floating point”, IBM TDB vol. 29 No. 2 Jul. 1986.
U.S. Appl. No. 10/325,555, Final Office Action mailed Jul. 11, 2008, 14 pages.
U.S. Appl. No. 10/324,308, Notice of Allowance mailed May 6, 2005, 6 pages.
U.S. Appl. No. 10/317,874, Notice of Allowance mailed Feb. 14, 2006, 5 pages.
U.S. Appl. No. 10/327,456, Notice of Allowance mailed Feb. 23, 2006, 9 pages.
U.S. Appl. No. 10/327,250, Notice of Allowance mailed Sep. 11, 2007, 9 pages.
U.S. Appl. No. 10/327,524, Notice of Allowance mailed May 2, 2008, 12 pages.
U.S. Appl. No. 10/325,415, Notice of Allowance mailed Feb. 6, 2008, 7 pages.
Anitha Madugiri Siddaraju
Gangadharan Hariprasad
Blakely , Sokoloff, Taylor & Zafman LLP
Cypress Semiconductor Corporation
Dollinger Tonia L
Shin Kyung H
LandOfFree
Method and apparatus for assembly of virtually concatenated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for assembly of virtually concatenated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for assembly of virtually concatenated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4081330