Method of forming a wall structure in a microelectronic...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S118000, C438S116000

Reexamination Certificate

active

07569424

ABSTRACT:
A method of forming a wall structure in a microelectronic assembly includes selectively depositing a flowable material on an upper surface of a first element in the microelectronic assembly, positioning a molding surface in contact with the deposited flowable material and controlling a distance between the upper surface of the first element and the molding surface with one or more objects positioned between the upper surface and the molding surface.

REFERENCES:
patent: 6379988 (2002-04-01), Peterson et al.
patent: 6782610 (2004-08-01), Iijima et al.
patent: 6826827 (2004-12-01), Fjelstad
patent: 7288757 (2007-10-01), Farnworth et al.
patent: 2005/0116326 (2005-06-01), Haba et al.
patent: 2005/0284658 (2005-12-01), Kubota et al.
U.S. Appl. No. 60/847,504, filed Sep. 27, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a wall structure in a microelectronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a wall structure in a microelectronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a wall structure in a microelectronic... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4079388

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.