Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network
Reexamination Certificate
2003-07-02
2009-11-10
Nguyen, Steven H (Department: 2416)
Multiplex communications
Data flow congestion prevention or control
Flow control of data transmission through a network
C370S379000, C370S395400, C711S108000
Reexamination Certificate
active
07616571
ABSTRACT:
A traffic management processor for scheduling packets for transmission across a network includes a departure time calculator for generating a departure time for each packet, a departure time prioritizer for comparing the departure times with each other to determine which of the departure times is the earliest, and a token generator for generating a token for each packet.
REFERENCES:
patent: 5563885 (1996-10-01), Witchey
patent: 5706224 (1998-01-01), Srinivasan et al.
patent: 5875173 (1999-02-01), Ohgane et al.
patent: 5912893 (1999-06-01), Rolfe et al.
patent: 6011798 (2000-01-01), McAlpine
patent: 6477144 (2002-11-01), Morris et al.
patent: 6519225 (2003-02-01), Angle et al.
patent: 6704321 (2004-03-01), Kamiya
patent: 6895012 (2005-05-01), Amou et al.
patent: 6975629 (2005-12-01), Welin
patent: 7031313 (2006-04-01), Yazaki et al.
patent: 7257084 (2007-08-01), Srinivasan et al.
patent: 7289442 (2007-10-01), Srinivasan et al.
patent: 7342886 (2008-03-01), Srinivasan et al.
patent: 7346000 (2008-03-01), Srinivasan et al.
patent: 7349332 (2008-03-01), Srinivasan et al.
patent: 2001/0014081 (2001-08-01), Kawasaki et al.
patent: 2002/0150115 (2002-10-01), Onvural et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 2002/0181469 (2002-12-01), Furusawa
patent: 2003/0016686 (2003-01-01), Wynne et al.
patent: 2003/0156588 (2003-08-01), Elbourne et al.
patent: 2004/0117544 (2004-06-01), Regev et al.
patent: 2004/0128440 (2004-07-01), Regev et al.
patent: 2006/0007871 (2006-01-01), Welin
Lynn, Mark A., Peha, Jon M.; “The Priority Token Bank in a Network of Queues”; 1997 IEEE International Conference on Communications; pp. 1387-1391.
Advanced Traffic Management for Multiservice ATM Networks, www.net.com, Pub. Dec. 15, 2000, 22 pgs.
Agere Ads Additional PaloadPlus Processor to Product Line, Agere Press Release, Nov. 29, 2000, 3 pgs.
Architecture and Design of Function Specific Wire-Speed Routers for Optical Internetworking, published by Entridia Corp., Dec. 6, 2000, 60 pgs.
Atlas I: A General-Purpose, Single-Chip ATM Switch with Credit-Based Flow Control, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. Aug. 15-17, 1996, 11 pgs.
CSIX-L1:Common Switch Interface Specification-L1, published by CSIX, Aug. 5, 2000, 72 pgs.
Efficient Fair Queuing Using Deficit Round Robin, M Shreedhar, George Varghese, Pub. Date Unknown, 12 pgs.
genFlow CAN-2500gF OC48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date Unknown, 4 pgs.
genFlow OC-48c Multiprotocol Traffic Management Coprocessor, Acorn Networks, Pub. Date unknown, 4 pgs.
Hierarchical Packet Fair Queueing Algorithms, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 14 pgs.
iFlow Networking using Smart Memory Technology, Silicon Access Networks, Pub. Oct. 2000, 10 pgs.
Implementation of ATLASI: a Single-Chip ATM Switch with Backpressure, IEEE Hot Interconnects IV Symposium Proceedings, Standford, CA, Pub. Aug. 13-15, 1998, 12 pgs.
Introduction to ATM Traffic Management, www.net.com, Pub. Dec. 15, 2000, 15 pgs.
Network Processing New Concepts Using Smart Memory Technology, Silicon Access Networks, Publ. Oct. 2000, 7 pgs.
Orologic's Traffi-Shaping Chip Set Handles ATM, IP, TechWeb.com, Nov. 30, 2000, 2 pgs.
PaceMaker 2.4 (formerly QoSCore, Orologic Press Release, Nov. 30, 2000 1 page.
PaceMaker 2.4 OC-48 Traffic Management Engine, Vitesse Semiconductor Corp., Pub 2000, 2 pgs.
PayloadPlus Routing Switch Processor, Lucent Technologies, Apr. 2000, 6 pgs.
PMC-Sierra's ATM Chip Set Provides the Traffic Management and Switch Fabric Core for Ericsson's AXD 301 ATM Switch, PMC-Sierra, Publ. Dec. 12, 2000, 10 Pgs.
Scalable-Hardware Earliest-Deadline-First Scheduler for ATM Switching Networks, 18th IEEE Reeal-Time Systems Symposium, Pub. 1997, 9 pgs.
Simulation Sutdy of Statistical Delays in an ATM Switch Using EDF Scheduling, Dept. of Computer Science, North Carolina State University, Pub. Jun. 24, 1999, 25 pgs.
Smart Memory Technology in the MAN, Silicon Access Networks, Pub. Oct. 2000, 6 pgs.
Smart Memory Technology Target Markets, Silicon Access Networks, Pub. Oct. 2000, 5 pgs.
Start-time Queuing: A Scheduling Algorithm for Integrated Services Packet Switching Networks, Pawan Goyal, Harrick M. Vin and Haichen Cheng, Distributed Multimedia Computing Laboratory, Dept. Computer Sciences, University of Texas at Austin, Pub. 1996, 12 pgs.
Statistical Delay Bounds Oriented Packet Scheduling Algorithms in High Speed Networks, by Kai Zhu, North Carolina State University, Pub. 2000, 6 pgs.
Traffic Scheduling in Packet-Switched Networks: Analysis, Design and Implementation, university of California, Santa Cruz, Pub. Jun. 1996, 107 pgs.
Traffic Stream Processor MXT 4400, Conexant, Pub, Date Unknown, 5 pgs.
Vitesse Announces Industry's First OC-48c Traffic Management Engine, Vitesse Semiconductor Corp., Sep. 28, 2000, 2 pgs.
Vitesse Announces Industry's First OC-48c Traffic Management Engine, Orologic Press Release, Nov. 30, 2000 2 pgs.
WAN Fast Intelligent Router, Silicon Access Netowrks, Pub. Oct. 23, 2000, 4 pgs.
WF2Q: Worst-case Fair Weighted Fair Queueing, Jon C.R. Bennett, Hui Zhang, Pub. Date Unknown, 9 pgs.
What is a Network Processor?, Vitesse Semiconductor Corp., Pub Date Unknown, 4 pgs.
Wire Speed Quality of Service Over Ethernet, Switchcore, Pub. May 8, 2000, 19 pgs.
ZettaCom Delivers In-Service System Scalability with Highly Integrated OC-192 Hybrid Switch Fabric, biz.yahoo.com, Pub Nov. 11, 2000, 2 pgs.
Zettacom: Hurry Up and Wait, www.lightreading.com, Pub. Nov. 29, 2000, 2 pgs.
Blake et al, “An Architecture for Differentiated Services,” RFC 2475, Dec. 1998.
Heinanen et al, “A Single Rate Three Color Marker,” RFC 2697, Sep. 1999.
Khanna Sandeep
Srinivasan Varadarajan
Mahamedi Paradice Kreisman LLP
NetLogic Microsystems, Inc.
Nguyen Steven H
Paradice III William L.
Rutkowski Jeffrey M
LandOfFree
Method and apparatus for calculating packet departure times does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for calculating packet departure times, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calculating packet departure times will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4071307