Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2003-10-14
2009-11-24
Estrada, Michelle (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S738000, C257S776000, C257S780000, C257SE23174, C257SE23011
Reexamination Certificate
active
07622810
ABSTRACT:
Disconnection of wiring and deterioration of step coverage are prevented to offer a semiconductor device of high reliability. A pad electrode formed on a silicon die is connected with a re-distribution layer on a back surface of the silicon die. The connection is made through a pillar-shaped conductive path filled in a via hole penetrating the silicon die from the back surface of the silicon die to the pad electrode.
REFERENCES:
patent: 5024966 (1991-06-01), Dietrich et al.
patent: 5229647 (1993-07-01), Gnadinger
patent: 5973396 (1999-10-01), Farnworth
patent: 6020217 (2000-02-01), Kuisl et al.
patent: 6025995 (2000-02-01), Marcinkiewicz
patent: 6130111 (2000-10-01), Ikuina et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6355981 (2002-03-01), Richards et al.
patent: 6392290 (2002-05-01), Kasem et al.
patent: 6400008 (2002-06-01), Farnworth
patent: 6479900 (2002-11-01), Shinogi et al.
patent: 6577013 (2003-06-01), Glenn et al.
patent: 6800930 (2004-10-01), Jackson et al.
patent: 6861745 (2005-03-01), Akram et al.
patent: 6908845 (2005-06-01), Swan et al.
patent: 2001/0014524 (2001-08-01), Farrar
patent: 2002/0000673 (2002-01-01), Farnworth
patent: 2002/0019069 (2002-02-01), Wada
patent: 2002/0038890 (2002-04-01), Ohouchi
patent: 2002/0047210 (2002-04-01), Yamada et al.
patent: 2002/0098619 (2002-07-01), Ahn et al.
patent: 2003/0186486 (2003-10-01), Swan et al.
patent: 2004/0018712 (2004-01-01), Plas et al.
patent: 1085570 (2001-03-01), None
patent: 1171912 (2002-01-01), None
patent: 2001-339057 (2001-12-01), None
patent: 2001-351997 (2001-12-01), None
patent: 2002-512436 (2002-04-01), None
patent: WO-99/40624 (1999-08-01), None
Estrada Michelle
Morrison & Foerster / LLP
Sanyo Electric Co,. Ltd.
LandOfFree
Semiconductor device and manufacturing method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and manufacturing method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4071041