Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-10-16
2009-12-08
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185180, C365S185230
Reexamination Certificate
active
07630250
ABSTRACT:
Systems and methods that control the switching transition times or profile of a ramped voltage write signal used for programming or erasing at least a wordline of an array of multi-bit and/or multi-level flash memory cells are provided. In one embodiment, this goal is accomplished by applying a ramped or otherwise controlled profile write voltage to the flash memory cells in order to avoid disturb issues to the unselected (non-targeted) neighboring memory cells, which preserves the existing state of the neighboring cells while keeping the design as compact and manageable as possible yet maintains a high write speed. The systems and method are applicable to, and reliable for various memory technologies, since the size of the steps or other such functional transitions of the ramped voltage profile can be adjusted or trimmed to any level of resolution required.
REFERENCES:
patent: 5128895 (1992-07-01), Park
patent: 5408133 (1995-04-01), Honnigford et al.
patent: 5872733 (1999-02-01), Buti et al.
patent: 6172917 (2001-01-01), Kataoka et al.
patent: 6934190 (2005-08-01), Liu et al.
patent: 7307878 (2007-12-01), Lee et al.
patent: 2006/0087886 (2006-04-01), Cho et al.
patent: 2006/0133149 (2006-06-01), Chae et al.
International Search Report for Application # PCT/US2008/079993 dated Jan. 22, 2009.
Eschweiler & Associates LLC
Le Toan
Luu Pho M
Spansion LLC
LandOfFree
Controlled ramp rates for metal bitlines during write... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlled ramp rates for metal bitlines during write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlled ramp rates for metal bitlines during write... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070963