Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2003-12-23
2009-12-29
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
Reexamination Certificate
active
07640419
ABSTRACT:
Embodiments of the present invention relate to a memory management scheme and apparatus that enables efficient memory renaming. The method includes computing a store address, writing the store address in a first storage, writing data associated with the store address to a memory, and de-allocating the store address from the first storage, allocating the store address in a second storage, predicting a load instruction to be memory renamed, computing a load store source index, computing a load address, disambiguating the memory renamed load instruction, and retiring the memory renamed load instruction, if the store instruction is still allocated in at least one of the first storage and the second storage and should have effectively provided to the load the full data. The method may also include re-executing the load instruction without memory renaming, if the store instruction is not in at the first storage or in the second storage.
REFERENCES:
patent: 5751983 (1998-05-01), Abramson et al.
patent: 6065103 (2000-05-01), Tran et al.
patent: 6233657 (2001-05-01), Ramagopal et al.
patent: 6360314 (2002-03-01), Webb et al.
patent: 6675287 (2004-01-01), Gaskins et al.
patent: 6687809 (2004-02-01), Chowdhury et al.
patent: 6918030 (2005-07-01), Johnson
Hammarlund Per H.
Hily Sebastien
Chan Eddie P
Intel Corporation
Kenyon & Kenyon LLP
Petranek Jacob
LandOfFree
Method for and a trailing store buffer for use in memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for and a trailing store buffer for use in memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for and a trailing store buffer for use in memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4060576