Etching a substrate: processes – Gas phase etching of substrate
Reexamination Certificate
2005-11-18
2009-10-20
Hendricks, Keith D (Department: 1794)
Etching a substrate: processes
Gas phase etching of substrate
C216S067000
Reexamination Certificate
active
07604750
ABSTRACT:
A method for fabricating a semiconductor device is provided. The method includes: loading a wafer into a chamber including a ceramic dome coated with a material having etch tolerance against a plasma; etching a gate structure formed on the wafer, thereby generating etch remnants; and removing the etch remnants by using a gas of SF6as a main etch gas.
REFERENCES:
patent: 5681424 (1997-10-01), Saito et al.
patent: 5756400 (1998-05-01), Ye et al.
patent: 5781031 (1998-07-01), Bertin et al.
patent: 6274058 (2001-08-01), Rajagopalan et al.
patent: 6374832 (2002-04-01), Chow et al.
patent: 2001/0008138 (2001-07-01), Demos et al.
patent: 2001/0009245 (2001-07-01), Allen, III
patent: 2001/0020516 (2001-09-01), Khan et al.
patent: 2003/0190870 (2003-10-01), Shih et al.
patent: 10355395 (2005-06-01), None
patent: 2003059904 (2003-02-01), None
Wolf et al. (Silicon Processing for the VLSI Era; vol. 1; 1986; Lattice Press), p. 546-547 & 618-619.
Seong Yeol Mun et al., “Etch Defect Reduction Using . . . Poly Silicon Etch Process”, Japanese Journal of Applied Physics, vol. 44, No. 7A, Jul. 8, 2005, pp. 4891-4895.
Mun Seong-Yeol
Shin Kyoung-Choul
Blakely , Sokoloff, Taylor & Zafman LLP
George Patricia A
Hendricks Keith D
Magna-Chip Semiconductor, Ltd.
LandOfFree
Method for fabricating semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4057692