Boots – shoes – and leggings
Patent
1995-03-31
1999-05-25
Gordon, Paul P.
Boots, shoes, and leggings
39520038, G05B 1500
Patent
active
059074850
ABSTRACT:
This invention describes a link-by-link flow control method for packet-switched uniprocessor and multiprocessor computer systems that maximizes system resource utilization and throughput, and minimizes system latency. The computer system comprises one or more master interfaces, one or more slave interfaces, and an interconnect system controller which provides dedicated transaction request queues for each master interface and controls the forwarding of transactions to each slave interface. The master interface keeps track of the number of requests in the dedicated queue in the system controller, and the system controller keeps track of the number of requests in each slave interface queue. Both the master interface, and system controller know the maximum capacity of the queue immediately downstream from it, and does not issue more transaction requests than what the downstream queue can accommodate. An acknowledgment from the downstream queue indicates to the sender that there is space in it for another transaction. Thus no system resources are wasted trying to send a request to a queue that is already full.
REFERENCES:
patent: 4228503 (1980-10-01), Waite
patent: 5036459 (1991-07-01), Petrus den Haan
patent: 5204954 (1993-04-01), Hammer
patent: 5319753 (1994-06-01), MacKenna et al.
patent: 5361362 (1994-11-01), Benkeser et al.
patent: 5428799 (1995-06-01), Woods
M. Cvijovic, et al., "An Approach to the Design of Distributed Real-Time Operating Systems", Microprocessors and Microsystems, vol. 16, No. 2, 1992, pp. 81-89.
"The SPARC Architecture Manual", Version 9, SPARC International, Inc., Menlo Park, California; 1994; "8 Memory Models"; pp. 117-129 & 256-262.
D. Alpert, et al., "Architecture of the NS32532 Microprocessor", Proceeding/IEEE International Conference on Computer Design: VLSI in Computers & Processors, IEEE Computer Society Press, Oct. 5, 1987, pp. 168-172.
Jung-Herng Chang, et al., "A Second-Level Cache Controller for a Super-Scaler Sparc Processor", Spring Sompcon 92, IEEE Computer Society Press, Feb. 24, 1992, pp. 142-151.
K. Lantz, et al., "Rochester's Intelligent Gateway", Computer, vol. 15, No. 10 (Oct. 1982), pp. 54-68.
Coffin III Louis F.
Ebrahim Zahir
Kohn Leslie
Nishtala Satyanarayana
Normoyle Kevin B.
Gordon Paul P.
Kivlin B. Noel
Sun Microsystems Inc.
LandOfFree
Method and apparatus for flow control in packet-switched compute does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for flow control in packet-switched compute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for flow control in packet-switched compute will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-405043