Linear dynamic range enhancement in a CMOS imager

Details Linear dynamic range enhancement in a CMOS imager Linear dynamic range enhancement in a CMOS imager

2006-05-12

2008-12-23

Epps, Georgia Y (Department: 2878)

Radiant energy

Photocells; circuits and apparatus

Photocell controlled circuit

C348S308000

Reexamination Certificate

active

07468501

ABSTRACT:
A CMOS imager with increased linear dynamic range but without degradation in noise, responsivity, linearity, fixed-pattern noise, or photometric calibration comprises a linear calibrated dual gain pixel in which the gain is reduced after a pre-defined threshold level by switching in an additional capacitance. The pixel may include a novel on-pixel latch circuit that is used to switch in the additional capacitance.

REFERENCES:
patent: 5281805 (1994-01-01), Sauer
patent: 6707410 (2004-03-01), Bock
patent: 6933488 (2005-08-01), Pain
patent: 6944352 (2005-09-01), Yadid-Pecht et al.
patent: 2004/0169740 (2004-09-01), Pain et al.
patent: 2005/0051701 (2005-03-01), Hong
patent: 2005/0092894 (2005-05-01), Fossum
patent: 2006/0068586 (2006-03-01), Pain
patent: 2006/015113 (2006-02-01), None

Affiliated with

Also associated with

Rating

Linear dynamic range enhancement in a CMOS imager does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear dynamic range enhancement in a CMOS imager, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear dynamic range enhancement in a CMOS imager will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4048625