Distributed delay-locked-based clock and data recovery systems

Details Distributed delay-locked-based clock and data recovery systems Distributed delay-locked-based clock and data recovery systems

2006-05-11

2008-11-25

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

C327S268000, C327S283000, C327S290000

Reexamination Certificate

active

07456670

ABSTRACT:
A clock and data recovery system using a distributed variable delay line is provided. The clock and data recovery system can use a delay-locked loop methodology to align a local clock with an incoming data stream. The variable delay line can include a transmission line coupled with a plurality of variable capacitors responsive to a control voltage. The variable delay line can also have a ladder configuration of multiple LC subcircuits each having a variable impedance responsive to a control voltage.

REFERENCES:
patent: 4701714 (1987-10-01), Agoston
patent: 4984255 (1991-01-01), Davis et al.
patent: 5130564 (1992-07-01), Sin
patent: 5164966 (1992-11-01), Hershberger
patent: 5610954 (1997-03-01), Miyashita et al.
patent: 5629652 (1997-05-01), Weiss
patent: 5799048 (1998-08-01), Farjad-Rad et al.
patent: 5912596 (1999-06-01), Ghoshal
patent: 5953386 (1999-09-01), Anderson
patent: 5987085 (1999-11-01), Anderson
patent: 6008680 (1999-12-01), Kyles et al.
patent: 6028903 (2000-02-01), Drost et al.
patent: 6064236 (2000-05-01), Kuwata et al.
patent: 6166572 (2000-12-01), Yamaoka
patent: 6686777 (2004-02-01), Karlquist
patent: 6690243 (2004-02-01), Henrion
patent: 6771728 (2004-08-01), Abernathy
patent: 6816031 (2004-11-01), Miller
patent: 7016613 (2006-03-01), Savoj
patent: 7027548 (2006-04-01), Palusa et al.
patent: 7057435 (2006-06-01), Mahanavelu et al.
patent: 7103131 (2006-09-01), Byran et al.
patent: 2004/0036541 (2004-02-01), Fang et al.
Kreienkamp et al., “A 10-Gb/s CMOS Clock and Data Recovery Circuit with an Analog Phase Interpolator”, IEEE Custom Integrated Circuits Conference.
Reinhold et al., “A Fully Integrated 40-Gb/s Clock and Data Recovery IC with 1:4 DEMUX in SiGe Technology”, IEEE Journal of Solid State Circuits, vol. 36, No. 12, Dec. 2001, pp. 1937-1945.
Maitlard et al., “A 900-Mb/s CMOS Data Recovery DLL Using Half-Frequency Clock”, IEEE Journal of Solid-State Circuits, vol. 37, No. 6, Jun. 2002, pp. 711-715.
Journal of Solid-State Circuits, vol. 37, No. 6, Jun. 2002, pp. 711-715.
Sajov et al., “A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector”, IEEE Journal of Solid-State Circuits, vol. 36, No. 5, May 2001, pp. 761-768.
Savoj et al., “A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Binary Phase/Frequency Detector”, IEEE Journal of Solid-State Circuits, vol. 38, No. 1, Jan. 2003, pp. 13-21.
Rogers et al., “A 10-Gb/s CDR/DEMUX with LC Delay Line VCO in 0.18μm CMOS”, IEEE Journal of Solid-State Circuits, vol. 37, No. 12, Dec. 2002, pp. 1781-1789.
Cao et al., “OC-192 Transmitter and Receiver in Standard o.18-μm CMOS”, IEEE Journal of Solid-State Circuits, vol. 37, No. 12, Dec. 2002, pp. 1768-1780.
Greshishchev et al., “A Fully Integrated SiGe Receiver IC for 10-gb/s Data Rate”, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1949-1957.
Lee et al., “A 40 Gb/s Clock and Data Recovery Circuit in 0.18μm CMOS Technology”, 2003 IEEE International Solid-State Circuits Conference (Feb. 11, 2003), Session 13, Paper 13.7.
Wurzer et al., “A 40-Gb/s Integrated Clock and Dtat Recovery Circuit in a 50-GHz Fr Silicon Bipolar Technology”, IEEE Journal of Solid-State Circuits, vol. 34, No. 9, Sep. 1999, pp. 1320-1324.

Affiliated with

Also associated with

Rating

Distributed delay-locked-based clock and data recovery systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Distributed delay-locked-based clock and data recovery systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Distributed delay-locked-based clock and data recovery systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4044490