Performance-temperature optimization by modulating the switching

Details Performance-temperature optimization by modulating the switching Performance-temperature optimization by modulating the switching

1996-04-29

1998-08-25

Lee, Thomas C.

Boots, shoes, and leggings

364146, 364150, 364152, 364154, G05B 1302

Patent

active

057989184

ABSTRACT:
A system and method for modulating the switching factor of a circuit to control heating and which does not require modulation of the circuit's clock frequency. The switching factor refers to the fact that due to gating requirements, latency and data transfer characteristics, the rate at which a circuit's inputs are addressed is some fraction of the circuit clock frequency. Application can be made to many existing systems which incorporate single or multiple VLSI circuits such as superscalar microprocessors, parallel processors, DSPs, microcontrollers and MPEG decoders. A method for controlling a switching factor of a multi-functional unit processor includes the steps of: scheduling instructions stored in a memory for execution on each functional unit; generating a first temperature signal for a first functional unit and a second temperature signal for a second functional unit, each temperature signal being a function of a temperature associated with each functional unit; identifying the first functional unit and the second functional unit associated with each temperature signal, responsive to the generating step; comparing the first temperature signal with a first predetermined temperature threshold signal; generating a first temperature delay signal when the first temperature signal exceeds the first predetermined threshold, responsive to the comparison; and reducing the switching factor of the first functional unit according to the first temperature delay signal by delaying scheduling instructions for execution on the first functional unit. Further reduction in power dissipation may be achieved by using thermal feedback to cooperatively vary the voltage and frequency of a circuit.

REFERENCES:
patent: 4870497 (1989-09-01), Broadwater et al.
patent: 5021679 (1991-06-01), Fairbanks et al.
patent: 5073838 (1991-12-01), Ames
patent: 5162668 (1992-11-01), Chen et al.
patent: 5189314 (1993-02-01), Georgiou et al.
patent: 5300836 (1994-04-01), Cha
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5359234 (1994-10-01), Atriss et al.
patent: 5359727 (1994-10-01), Kurita et al.
patent: 5367638 (1994-11-01), Niessen et al.
patent: 5422806 (1995-06-01), Chen et al.
patent: 5451892 (1995-09-01), Bailey
patent: 5453705 (1995-09-01), Atallah et al.
patent: 5465373 (1995-11-01), Kahle et al.
patent: 5490059 (1996-02-01), Mahalingaiah et al.
patent: 5502838 (1996-03-01), Kikinis
patent: 5557550 (1996-09-01), Vigil et al.
patent: 5563928 (1996-10-01), Rostoker et al.
patent: 5572719 (1996-11-01), Biestfeldt
patent: 5608687 (1997-03-01), Komearek et al.
patent: 5610453 (1997-03-01), Smith
C. K. Moore, "Power Management Sleep-Mode Control for Microprocessors", IBM Technical Disclosure Bulletin, vol. 36, No. 8, pp. 189-190, Aug. 1993.
S. R. Boyle et al., "A CMOS Circuit for Real-Time Chip Temperature Measurement", IEEE, 1063-6390/94, pp. 286-291, 1994.
S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS", IEEE Journal of Solid-State Circuits, vol. 30, No. 8, pp. 847-854, Aug. 1995.
K. Shimohigashi et al., "Low-Voltage ULSI Design", IEEE Journal of Solid-State Circuits, vol. 28, No. 4, pp. 408-413, Apr. 1993.
L. S. Nielsen et al., "Low-Power Operation Using Self-Timed Circuits and Adaptive Scaling of the Supply Voltage", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, No. 4, pp. 391-397, Dec. 1994.
P. Macken et al., Session 15. Innovative Circuit Design, FPM 15.2: "A Voltage Reduction Techinque for Digital Systems", 1990 IEEE International Solid-State Circuits Conference Digest of Technical Papers, First Edition, pp. 238-239, Feb. 16, 1990.
M. Izumikawa et al., "WP 5.4 A 0.9V 100 MHz 4mW 2 mm.sup.2 16b DSP Core", Digest of Technical Papers, 1995 IEEE International Solid-State Circuits Conference, pp. 84-85, 1995.

Affiliated with

Also associated with

Rating

Performance-temperature optimization by modulating the switching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performance-temperature optimization by modulating the switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance-temperature optimization by modulating the switching will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-40411