Boots – shoes – and leggings
Patent
1989-10-23
1994-07-12
Chun, Debra A.
Boots, shoes, and leggings
395375, 364DIG1, 3642405, 3642624, 3642631, 3642719, G06F 928
Patent
active
053296214
ABSTRACT:
A data processing apparatus having a bus speed counter for determining the bus speed of a previous bus cycle. This previous bus speed information is then used to optimize bus utilization. This bus speed information is particularly useful for determining whether to run prefetch bus cycles during the execution of a conditional branch instruction. If previous bus cycles have been slow, prefetch procrastination can occurs until the branch condition resolves.
REFERENCES:
patent: 4298927 (1981-11-01), Berglund et al.
patent: 4344132 (1982-08-01), Dixon et al.
patent: 4633437 (1986-12-01), Mothersole et al.
patent: 4701842 (1987-10-01), Olnowich
patent: 4710866 (1987-12-01), Zolnowsky et al.
patent: 4729093 (1988-03-01), Mothersole et al.
patent: 4742451 (1988-05-01), Bruckert et al.
patent: 4763253 (1988-09-01), Bluhm et al.
Branch Folding in the CRISP Microprocessor: Reducing Brach Delay to Zero, by David R. Ditzel and Hubert R. McLellan, 1987 ACM0084-7495/87/06000, pp. 2-9.
An Evaluation of Brach Architectures, by John A. DeRosa and Henry M. Levy, 1987 ACM 0084-7495/87/0600, pp. 10-16.
Burgess Bradley G.
Eifert James B.
Taborn Michael S.
Chun Debra A.
Meyer Jonathan P.
Motorola Inc.
LandOfFree
Microprocessor which optimizes bus utilization based upon bus sp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor which optimizes bus utilization based upon bus sp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor which optimizes bus utilization based upon bus sp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-403630