Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-12-12
2008-12-30
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185240
Reexamination Certificate
active
07471566
ABSTRACT:
A low voltage of the order of or one to three volts instead of an intermediate VPASSvoltage (e.g. of the order of five to ten volts) is applied to word line zero immediately adjacent to the source or drain side select gate of a NAND flash device to reduce or prevent the shifting of threshold voltage of the memory cells coupled to word line zero during the programming cycles of the different cells of the NAND strings. This may be implemented in any one of a variety of different self boosting schemes including erased areas self boosting and local self boosting schemes. In a modified erased area self boosting scheme, low voltages are applied to two or more word lines on the source side of the selected word line to reduce band-to-band tunneling and to improve the isolation between two boosted channel regions. In a modified local self boosting scheme, zero volt or low voltages are applied to two or more word lines on the source side and to two or more word lines on the drain side of the selected word line to reduce band-to-band tunneling and to improve the isolation of the channel areas coupled to the selected word line.
REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5621684 (1997-04-01), Jung
patent: 5677873 (1997-10-01), Choi et al.
patent: 5715194 (1998-02-01), Hu et al.
patent: 5745412 (1998-04-01), Choi
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5793677 (1998-08-01), Hu et al.
patent: 5887145 (1999-03-01), Harari et al.
patent: 5969985 (1999-10-01), Tanaka et al.
patent: 5991202 (1999-11-01), Derhacobian et al.
patent: 6044013 (2000-03-01), Tanaka et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6061270 (2000-05-01), Choi
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6154391 (2000-11-01), Takeuchi et al.
patent: 6191975 (2001-02-01), Shimizu et al.
patent: 6282117 (2001-08-01), Tanaka et al.
patent: 6295227 (2001-09-01), Sakui et al.
patent: 6363010 (2002-03-01), Tanaka et al.
patent: 6455889 (2002-09-01), Sakui
patent: 6456528 (2002-09-01), Chen
patent: 6493265 (2002-12-01), Satoh et al.
patent: 6512262 (2003-01-01), Watanabe
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6535424 (2003-03-01), Le et al.
patent: 6545909 (2003-04-01), Tanaka et al.
patent: 6614688 (2003-09-01), Jeong et al.
patent: 6643188 (2003-11-01), Tanaka et al.
patent: 6700815 (2004-03-01), Le et al.
patent: 6717838 (2004-04-01), Hosoi
patent: 6717861 (2004-04-01), Jeong et al.
patent: 6804150 (2004-10-01), Park et al.
patent: 6859394 (2005-02-01), Matsumaga et al.
patent: 6859395 (2005-02-01), Matsumaga et al.
patent: 6859397 (2005-02-01), Lutze et al.
patent: 6882577 (2005-04-01), Chiu et al.
patent: 6898126 (2005-05-01), Yang et al.
patent: 6930921 (2005-08-01), Matsunaga et al.
patent: 6975018 (2005-12-01), Ohmi et al.
patent: 6987694 (2006-01-01), Lee
patent: 7088621 (2006-08-01), Guterman et al.
patent: 7092294 (2006-08-01), Sato et al.
patent: 7161833 (2007-01-01), Hemink
patent: 7170973 (2007-01-01), Gipp et al.
patent: 2001/0001491 (2001-05-01), Sakui
patent: 2001/0045585 (2001-11-01), Watanabe
patent: 2002/0110019 (2002-08-01), Satoh et al.
patent: 2002/0118569 (2002-08-01), Jeong et al.
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2004/0080980 (2004-04-01), Lee
patent: 2005/0047210 (2005-03-01), Matsunaga et al.
patent: 2005/0056869 (2005-03-01), Ichige et al.
patent: 2005/0157549 (2005-07-01), Mokhlesi
patent: 2005/0174852 (2005-08-01), Hemink
patent: 2005/0226055 (2005-10-01), Guterman
patent: 2006/0028868 (2006-02-01), Okazaki et al.
patent: 2006/0092703 (2006-05-01), Chae et al.
patent: 2006/0133149 (2006-06-01), Chae et al.
patent: 2006/0198195 (2006-09-01), Hemink et al.
patent: 2006/0227613 (2006-10-01), Joo
patent: 2007/0019474 (2007-01-01), Kim et al.
patent: 2007/0047314 (2007-03-01), Goda et al.
patent: 2007/0236992 (2007-10-01), Oowada
patent: 2007/0236993 (2007-10-01), Oowada
patent: 10 2005 057553 (2006-10-01), None
patent: 0 701 259 (1996-03-01), None
patent: 09-082922 (1997-03-01), None
patent: 520507 (2003-02-01), None
patent: 563136 (2003-11-01), None
patent: 200306585 (2003-11-01), None
patent: 569221 (2004-01-01), None
patent: WO 97/49089 (1997-12-01), None
patent: WO 2005/078733 (2005-08-01), None
patent: WO 2006/124525 (2006-11-01), None
patent: WO 2007/078793 (2007-07-01), None
patent: WO 2007/089370 (2007-08-01), None
patent: WO 2007/117869 (2007-10-01), None
Taiwanese Patent Office, “Office Action of the IPO,” corresponding in Taiwanese Patent Application No. 094103221 on Oct. 31, 2007, 3 pages.
EPO/ISA, “Invitation to Pay Additional Fees,” mailed in related PCT Application No. PCT/US2006/062338 on Aug. 16, 2007, 7 pages.
EPO/ISA, “Notification of Transmittal of the International Search Report and Written Opinion of the International Searching Authority, or the Declaration,”, mailed in related PCT Application No. PCT/US2006/062338 on Oct. 15, 2007, 24 pages.
USPTO, “Notice of Allowance and Fee(s) Due,” mailed in related U.S. Appl. No. 11/321,955 on Apr. 5, 2007, 9 pages.
European Patent Office, “Office Action” mailed for European Patent Application No. 05711788.9 on Nov. 28, 2006, 5 pages.
Notice of Allowance for U.S. Appl. No. 11/321,955 mailed Dec. 4, 2006, 8 pages.
Higashitani, “NAND Flash Memory with Boosting”, U.S. Appl. No. 11/381,865, filed May 5, 2006, 35 pages.
Higashitani, “Boosting Methods for NAND Flash Memory”, U.S. Appl. No. 11/381,874, filed May 5, 2006, 38 pages.
Oowada, “Self-Boosting Method with Suppression of High Lateral Electric Fields”, U.S. Appl. No. 11/394,460, filed Mar. 30, 2006, 41 pages.
Oowada, “Self-Boosting System with Suppression of High Lateral Electric Fields”, U.S. Appl. No. 11/394,803, filed Mar. 30, 2006, 40 pages.
Pham et al., “Methods for Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices”, U.S. Appl. No. 11/319,260, filed Dec. 27, 2005, 34 pages.
Pham et al., “Active Boosting to Minimize Capacitive Coupling Effect Between Adjacent Gates of Flash Memory Devices”, U.S. Appl. No. 11/319,908, filed Dec. 27, 2005, 31 pages.
Takaaki Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application” IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.
K. D. Suh et al. in “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme,” Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1155.
T. S. Jung et al. proposed a local selfboosting (“LSB”) technique in “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications”, ISSCC96, Session 2, Flash Memory, Paper TP 2.1, IEEE, pp. 32.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, issued in corresponding PCT/US2005/001962, mailed Aug. 16, 2005, 15 pages.
Aritome, S., et al., “Reliability Issues of Flash Memory Cells”, Proceedings of the IEEE, New York, vol. 81, No. 5, May 1, 1993, pp. 776-788.
Jung et al., “A 117-mm23.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 10 pages.
Choi et al., “A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling Down and Zero Program Disturbance”, 1996 Symposium on VLSI Technology Digest of Technical Papers, 0-7803-3342-X/96/IEEE, 4 pages.
Kim et al., “Fast Parallel Programming of Multi-Level NAND Flash Memory Cells Using the Booster-Line Technology”, Symposium on VLSI Technology Digest of Technical Papers, (1997), 2 pages.
Brown et al., Editors, “Nonvolatile Semiconductor Memory Technology, A Comprehensive Guide to Understanding and Using NV
Davis , Wright, Tremaine, LLP
SanDisk Corporation
Tran Michael T
LandOfFree
Self-boosting system for flash memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Self-boosting system for flash memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-boosting system for flash memory cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027077