Method for creation of secure simulation models

Details Method for creation of secure simulation models Method for creation of secure simulation models

2003-08-22

2008-11-18

Shah, Kamini (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

C703S014000, C703S015000, C713S167000, C713S187000, C713S189000, C713S190000, C713S193000, C713S194000, C716S030000, C716S030000, C705S057000

Reexamination Certificate

active

07454323

ABSTRACT:
Method and apparatus for security systems are provided to protect electronic designs from unauthorized usage. An obfuscation system is provided for creating secure simulation models of IP cores that allow efficient evaluation of an electronic design incorporating an IP core but do not allow practical implementation of the IP core. The obfuscation system identifies regions for obfuscation within an IP core. Logic obfuscation is inserted into these regions. Examples of obfuscation include additional circuitry that produces time dilatation, space dilatation, or a combination of the two in the circuitry of an IP core. Typically, the inserted obfuscation does not change the ultimate behavior of the internal signals, but is complicated enough to make an electronic design so slow and/or so large that it cannot be implemented practically. Further, the inserted obfuscation should be of a type is not normally removed by that normal logic optimizations such as synthesis.

REFERENCES:
patent: 5892899 (1999-04-01), Aucsmith et al.
patent: 5960171 (1999-09-01), Rotman et al.
patent: 6006328 (1999-12-01), Drake
patent: 6172633 (2001-01-01), Rodgers et al.
patent: 6401230 (2002-06-01), Ahanessians et al.
patent: 6668325 (2003-12-01), Collberg et al.
patent: 6871192 (2005-03-01), Fontana et al.
patent: 6915425 (2005-07-01), Xu et al.
patent: 6970814 (2005-11-01), Ashley et al.
patent: 7007025 (2006-02-01), Nason et al.
patent: 7039576 (2006-05-01), Akita
patent: 7065652 (2006-06-01), Xu et al.
patent: 7072819 (2006-07-01), Li
patent: 7080257 (2006-07-01), Jakubowski et al.
patent: 7089173 (2006-08-01), Molson et al.
patent: 7165229 (2007-01-01), Gathoo et al.
patent: 7346780 (2008-03-01), Sinha et al.
patent: 7350085 (2008-03-01), Johnson et al.
patent: 7363620 (2008-04-01), de Jong
patent: 7383443 (2008-06-01), Zeman et al.
patent: 2002/0138244 (2002-09-01), Meyer
patent: 2002/0188432 (2002-12-01), Houlihane et al.
patent: 2002/0188910 (2002-12-01), Zizzo
patent: 2003/0004699 (2003-01-01), Choi et al.
patent: 2003/0093685 (2003-05-01), Tobin
patent: 2003/0145177 (2003-07-01), Kato et al.
patent: 2004/0030912 (2004-02-01), Merkle et al.
patent: 2005/0071659 (2005-03-01), Ferguson et al.
patent: 2005/0071792 (2005-03-01), Ferguson et al.
patent: 2006/0117122 (2006-06-01), Hannah
M. J. Wirthlin, and B. McMurtrey, “IP Delivery for FPGAs Using Applets and JHDL” 2002 ACM.
F. Koushanfar, G. Qu, “Hardware Metering” 2001 ACM.
S. Roy, T. Batra, “intellectual Property: methodology for protection and reuse of HDL IP” Created on Jul. 2004.
F. Koushanfar, and G. Qu, “hardware Metering” 2001 ACM.
Release of Quartus II 3.0 EDA software by Altera Corporation—Jun. 23, 2003 [Some features described in two internal documents: Gopalsamy, “Simgen—Sgate Level Simulation Netlist Generator,” version 1.1, 8 Pages; and Molson, “Simgen Requirements,” version 1.0, 11 Pages].
LeBlanc, “Electronic Design Protection Circuit,” U.S. Appl. No. 10/819,783, filed Apr. 6, 2004, 57 Pages.

Affiliated with

Also associated with

Rating

Method for creation of secure simulation models does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for creation of secure simulation models, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for creation of secure simulation models will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4021813