Reduction in size of column sample and hold circuitry in a...

Details Reduction in size of column sample and hold circuitry in a... Reduction in size of column sample and hold circuitry in a...

2007-06-17

2008-12-30

Lee, John R (Department: 2878)

Radiant energy

Photocells; circuits and apparatus

Photocell controlled circuit

C348S308000

Reexamination Certificate

active

07470882

ABSTRACT:
Improved column sample-and-hold (CSH) circuitry particularly useful in a CMOS imager is disclosed. In the improved circuitry layout, the overall column height of the CSH circuitry is reduced by providing a plurality of pairs of sampling and reference capacitors in a vertical stack over the columns that the capacitors service. The number of pairs provided in the vertical stack is subject to optimization, and for a given set of design constraints, a certain form factors can prove to be optimal. No modification needs to be made to the pixel array (such as pixel pitch), and the sensing circuitry otherwise requires no electrical or process modifications as the values for the capacitances as well as other design constraint are preserved. However, the vertical stacking of the plurality of pairs of capacitors reduces the overall column height (CH), which conserves layout space on the CMOS imager integrated circuit.

REFERENCES:
patent: 7247831 (2007-07-01), Ay
patent: 2006/0007338 (2006-01-01), Wakano et al.
patent: 2006/0164531 (2006-07-01), Yaung et al.
patent: 2008/0025112 (2008-01-01), Ay
http://www.olympusmicro.com/primer/digitalimaging/cmosimagesensors.html [retrieved on Jun. 08, 2006].

Affiliated with

Also associated with

Rating

Reduction in size of column sample and hold circuitry in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reduction in size of column sample and hold circuitry in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reduction in size of column sample and hold circuitry in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4021503