Clock frequency division methods and circuits

Details Clock frequency division methods and circuits Clock frequency division methods and circuits

2005-12-23

2008-08-26

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C377S047000, C377S048000

Reexamination Certificate

active

07417474

ABSTRACT:
Frequency division methods and circuits are provided for producing an output clock signal with a frequency related to the frequency of an input clock signal by a predetermined factor. The method and circuit rely on the input clock signal and on feedback from the output signal to produce an intermediate signal. The frequency of the intermediate signal is divided to produce the output clock signal. The method and circuit may be implemented using few circuit components. In an exemplary embodiment, the method and circuit may be used to produce an output clock signal with a frequency that is two-and-a-half times lower than the frequency of the input clock signal.

REFERENCES:
patent: 6157694 (2000-12-01), Larsson
patent: 6895070 (2005-05-01), Kobayashi et al.
patent: 7342430 (2008-03-01), Chiang

Affiliated with

Also associated with

Rating

Clock frequency division methods and circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock frequency division methods and circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock frequency division methods and circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4019753