Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2001-10-31
2008-10-07
Ngo, Chuong D (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07433906
ABSTRACT:
There is disclosed a method of updating a pseudo noise code shift retiser in a noise code shift register in a software implemented CDMA system from a current value, including representing a tap polynomial as a tap polynomial binary sequence logically AND-ing the value of a last stage of the current value of the register with each of the bits of the tap polynomial sequence and logically XOR-ing the result of the logical AND operation with the current value of the register.
REFERENCES:
patent: 5079733 (1992-01-01), Antoine et al.
patent: 6339781 (2002-01-01), Sasaki
patent: 2002/0013797 (2002-01-01), Jha et al.
patent: 2002/0019840 (2002-02-01), Asano
patent: 0 660 541 (1995-06-01), None
patent: 11-205099 (1999-07-01), None
patent: 11-340799 (1999-12-01), None
patent: WO 97/06609 (1997-02-01), None
TIA Interim Standard. “Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System.” May 1995.
Rappaport. “Wireless Communications Principles & Practice.” 1996.
Indoaust Investments Ltd.
Merchant & Gould P.C.
Ngo Chuong D
LandOfFree
Method of updating a shift register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of updating a shift register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of updating a shift register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4004231