Method of equalizing loads on a computer bus

Details Method of equalizing loads on a computer bus Method of equalizing loads on a computer bus

1995-06-07

1998-08-11

Harvey, Jack B.

395307, G06F 1300

Patent

active

057939918

ABSTRACT:
A method for translating information of balancing loads among bus segments to provide a load balanced bus system. The method includes the steps of displacing bus connection balancing loads from a least significant bit location of a digital device bus by an offset factor and translating information between the balancing load and a the digital device bus within a switch by circularly shifting the information by a number of bits equivalent to the offset factor.

REFERENCES:
patent: 4219874 (1980-08-01), Gusev et al.
patent: 4369511 (1983-01-01), Kimura et al.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4455606 (1984-06-01), Cushing et al.
patent: 4514808 (1985-04-01), Murayama et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 5055661 (1991-10-01), Gochi
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5446845 (1995-08-01), Arroyo et al.

Affiliated with

Also associated with

Rating

Method of equalizing loads on a computer bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of equalizing loads on a computer bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of equalizing loads on a computer bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-400109