Simultaneously assigning corresponding entry in multiple...

Details Simultaneously assigning corresponding entry in multiple... Simultaneously assigning corresponding entry in multiple...

2005-11-14

2008-08-26

Kim, Kenneth S (Department: 2111)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Commitment control or register bypass

C712S234000

Reexamination Certificate

active

07418578

ABSTRACT:
A processor is disclosed including several features allowing the processor to simultaneously execute instructions of multiple conditional execution instruction groups. Each conditional execution instruction group includes a conditional execution instruction and a code block specified by the conditional execution instruction. In one embodiment, the processor includes multiple state machines simultaneously assignable to a corresponding number of conditional execution instruction groups. In another embodiment, the processor includes multiple registers for storing marking data pertaining to a number of instructions in each of multiple execution pipeline stages. In another embodiment, the processor includes multiple attribute queues simultaneously assignable to a corresponding number of conditional execution instruction groups. In another embodiment, the processor includes write enable logic and an execution unit. The write enable logic produces write enable signals dependent upon received attributes, and the execution unit saves results of instructions of conditional execution instruction groups dependent upon the write enable signals.

REFERENCES:
patent: 5295249 (1994-03-01), Blaner et al.
patent: 5560028 (1996-09-01), Sachs et al.
patent: 5721854 (1998-02-01), Ebcioglu et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5771377 (1998-06-01), Ando
patent: 5778246 (1998-07-01), Brennan
patent: 5951696 (1999-09-01), Naaseh et al.
patent: 6016543 (2000-01-01), Suzuki et al.
patent: 6240510 (2001-05-01), Yeh et al.
patent: 6374346 (2002-04-01), Seshan et al.
patent: 6484253 (2002-11-01), Matsuo
patent: 7020765 (2006-03-01), Nguyen et al.
patent: 2004/0221138 (2004-11-01), Rosner et al.

Affiliated with

Also associated with

Rating

Simultaneously assigning corresponding entry in multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simultaneously assigning corresponding entry in multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simultaneously assigning corresponding entry in multiple... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3992966