Patent
1996-03-26
1998-08-11
Beausoliel, Jr., Robert W.
G06F 1100
Patent
active
057939420
ABSTRACT:
A memory device and method of packaging to increase the production yield of large scale digital memory chips. The architecture provides the ability to house a plurality of partially defective memory chips into a single casing to provide the same memory as a non-defective chip, thus eliminating the need to discarding a chip having minor defects. The chips are divided into data blocks that can be individually tested and disabled so that only that defective block is discarded not the entire chip, thus increasing production yield.
REFERENCES:
patent: 3659275 (1972-04-01), Marshall
patent: 3753235 (1973-08-01), Daughton et al.
patent: 3755791 (1973-08-01), Arzubi
patent: 4493075 (1985-01-01), Anderson et al.
patent: 4720817 (1988-01-01), Childers
patent: 5083294 (1992-01-01), Okajima
patent: 5134585 (1992-07-01), Murakami et al.
patent: 5199033 (1993-03-01), McGeoch et al.
patent: 5237531 (1993-08-01), Okano et al.
patent: 5278793 (1994-01-01), Yeh
patent: 5303192 (1994-04-01), Baba
patent: 5323353 (1994-06-01), Griffus et al.
patent: 5381371 (1995-01-01), Haraguchi
patent: 5537665 (1996-07-01), Patel et al.
patent: 5644541 (1997-07-01), Siu et al.
Beausoliel, Jr. Robert W.
Elmore Stephen C.
Lucent Technologies - Inc.
LandOfFree
Memory chip architecture and packaging method for increased prod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory chip architecture and packaging method for increased prod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory chip architecture and packaging method for increased prod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-398918