Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2004-01-21
2008-03-11
Chang, Kent (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S211000
Reexamination Certificate
active
07342565
ABSTRACT:
To provide a driver circuit that is simple and possessing a small surface area. The driver circuit comprises a shift register circuit and a plurality of latch circuits. The shift register circuit is composed of a plurality of register circuits having a clocked inverter circuit and an inverter circuit connected in series. The plurality of digital data latch circuits has a first N-channel Tr and a second N-channel Tr of which the sources or the drains are connected in series, a P-channel Tr, and a data holding circuit. The clocked inverter circuit and the inverter circuit generate a timing signal on the basis of a clock signal and a start pulse to thereby feed the timing signal to the register circuit neighboring a register circuit and to a gate electrode of the first N-channel Tr and the P-channel Tr feeds a first electric voltage to the data holding circuit in accordance with a Res signal inputted to the gate electrode. The second N-channel Tr then takes in digital data on the basis of the timing signal to thereby output the digital data to the source or the drain of the first N-channel Tr. The timing signal outputted from the register circuit neighboring a register circuit is fed to the gate electrode of the first N-channel Tr.
REFERENCES:
patent: 3821724 (1974-06-01), Warner
patent: 5063378 (1991-11-01), Roach
patent: 5594569 (1997-01-01), Konuma et al.
patent: 5643826 (1997-07-01), Ohtani et al.
patent: 5682175 (1997-10-01), Kitamura
patent: 5708455 (1998-01-01), Maekawa
patent: 5808595 (1998-09-01), Kubota et al.
patent: 5923962 (1999-07-01), Ohtani et al.
patent: 5956009 (1999-09-01), Zhang et al.
patent: 5982348 (1999-11-01), Nakajima et al.
patent: 6157228 (2000-12-01), Yokoyama et al.
patent: 6157361 (2000-12-01), Kubota et al.
patent: 6232939 (2001-05-01), Saito et al.
patent: 6285042 (2001-09-01), Ohtani et al.
patent: 6335541 (2002-01-01), Ohtani et al.
patent: 6373460 (2002-04-01), Kubota et al.
patent: 6377235 (2002-04-01), Murade et al.
patent: 6501456 (2002-12-01), Saito et al.
patent: 6515648 (2003-02-01), Tanaka et al.
patent: 2001/0027507 (2001-10-01), Merritt
patent: 2003/0137482 (2003-07-01), Tanaka et al.
patent: 7-130652 (1995-05-01), None
Inui, S. et al, “Thresholdless Antiferroelectricity in Liquid Crystals and its Application to Displays,” J. Mater Chem., vol. 6, No. 4, pp. 671-673, (1996).
Yoshida, T. et al, “A Full-Color Thresholdless Antiferroelectric LCD Exhibiting Wide Viewing Angle with Fast Response Time,” SID 97 Digest, pp. 841-844, (1997).
Furue, H. et al, “Characteristics and Driving Scheme of Polymer-Stabilized Monostable FLCD Exhibiting Fast Response Time and High Contrast Ratio with Gray-Scale Capability,” SID 98 Digest, pp. 782-785, (1998).
Chang Kent
Cook Alex McFarron Manzo Cummings & Mehler, Ltd.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Display device and a driver circuit thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Display device and a driver circuit thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Display device and a driver circuit thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3980781