Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2005-06-02
2008-03-04
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S066000, C365S046000, C365S100000, C365S148000, C365S230030
Reexamination Certificate
active
07339811
ABSTRACT:
This invention relates to an MRAM array architecture which incorporates certain advantages from both cross-point and 1T-1MTJ architectures during reading operations. The fast read-time and higher signal to noise ratio of the 1T-1MTJ architecture and the higher packing density of the cross-point architecture are both exploited by using a single access transistor to control the reading of multiple stacked columns of MRAM cells each column being provided in a respective stacked memory layer.
REFERENCES:
patent: 3651490 (1972-03-01), Onoda et al.
patent: 5126971 (1992-06-01), Lin et al.
patent: 5946227 (1999-08-01), Naji
patent: 5969380 (1999-10-01), Seyyedy
patent: 6212109 (2001-04-01), Proebsting
patent: 6349054 (2002-02-01), Hidaka
patent: 6373753 (2002-04-01), Proebsting
patent: 6385079 (2002-05-01), Tran
patent: 6400602 (2002-06-01), Takata et al.
patent: 6534368 (2003-03-01), Zahorik
patent: 6570795 (2003-05-01), Fricke et al.
patent: 6577529 (2003-06-01), Sharma et al.
patent: 6594171 (2003-07-01), Hogan
patent: 6625055 (2003-09-01), Smith et al.
patent: 6631085 (2003-10-01), Kleveland et al.
patent: 6671213 (2003-12-01), Ohtani
patent: 6680862 (2004-01-01), Hidaka
patent: 6680863 (2004-01-01), Shi et al.
patent: 6693825 (2004-02-01), Sharma et al.
patent: 6717222 (2004-04-01), Zhang
patent: 6724653 (2004-04-01), Iwata et al.
patent: 6754124 (2004-06-01), Seyyedy et al.
patent: 6756652 (2004-06-01), Yano et al.
patent: 6778421 (2004-08-01), Tran
patent: 6778434 (2004-08-01), Tsuji
patent: 6829188 (2004-12-01), Baker
patent: 6876575 (2005-04-01), Hidaka
patent: 6879516 (2005-04-01), Nejad et al.
patent: 6882553 (2005-04-01), Nejad et al.
patent: 6906939 (2005-06-01), Rinerson et al.
patent: 6917539 (2005-07-01), Rinerson et al.
patent: 2000/0012228 (2001-08-01), Perner
patent: 2001/0038548 (2001-11-01), Perner et al.
patent: 2003/0223292 (2003-12-01), Nejad et al.
patent: 2004/0089913 (2004-05-01), Yano et al.
patent: 2002170376 (2002-06-01), None
patent: 2004319725 (2004-11-01), None
patent: WO0241321 (2002-05-01), None
MTJ Based MRAM System Design <http://www.aps.org/meet/MAR01/baps/abs/S2550004.html>, Mar. 2001.
Motorola Demonstrates Revolutionary Memory Technology <http://www.apspg.com/press/060100/mram-final.html>, May 2000.
Computing Unplugged <http://www.research.ibm.com/thinkresearch/pages/2001/20010202—mram.shtml>, 2001.
Magnetic Tunnel Junction Materials for Electronic Applications <http://www.tms.org/pubs/journals/JOM/0006/Slaughter/Slaughter-0006.html>, Jun. 2000.
Magneto-Electronics: Magnetic Tunnel Junctions <http://www.almaden.ibm.com/st/projects/magneto/mtj/>, 2006.
Nejad Hasan
Seyyedy Mirmajid
Dickstein & Shapiro LLP
Nguyen Viet Q.
LandOfFree
Stacked columnar 1T-nMTJ MRAM structure and its method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked columnar 1T-nMTJ MRAM structure and its method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked columnar 1T-nMTJ MRAM structure and its method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3980236