Multiplex communications – Data flow congestion prevention or control
Reexamination Certificate
2004-09-10
2008-09-30
Kizou, Hassan (Department: 2619)
Multiplex communications
Data flow congestion prevention or control
C370S387000, C370S389000, C370S428000
Reexamination Certificate
active
07430167
ABSTRACT:
A method and a system to adapt the load balancing of the incoming traffic over the planes of a parallel packet switch (PPS) on the basis of the monitoring of requests and acknowledgments exchanged between ingress port adapters and arrays of collapsed virtual output queues (cVOQ) situated within the plane switch cores is disclosed. According to the invention, at least one counter is associated, in each ingress port-adapter, to each individual switching plane or device to be monitored. Each of these counters is incremented when a request is sent to the corresponding individual switching plane or device and decremented when an acknowledgment is received from this individual switching plane or device. When the range of values taken by the counters of a same ingress port-adapter reaches a predetermined threshold, less (or none) incoming traffic is further transmitted to the individual switching plane or device associated to the higher value counter. An alarm signal is possibly raised too e.g., for replacing the defective individual switching plane or device.
REFERENCES:
patent: 4712216 (1987-12-01), Glaise
patent: 4931985 (1990-06-01), Glaise et al.
patent: 4961193 (1990-10-01), Debord et al.
patent: 5043937 (1991-08-01), Glaise et al.
patent: 5355372 (1994-10-01), Sengupta et al.
patent: 5359709 (1994-10-01), Blanc et al.
patent: 5459740 (1995-10-01), Glaise
patent: 5539756 (1996-07-01), Glaise et al.
patent: 5694407 (1997-12-01), Glaise
patent: 5761735 (1998-06-01), Huon et al.
patent: 5818815 (1998-10-01), Carpentier et al.
patent: 6014767 (2000-01-01), Glaise
patent: 6055235 (2000-04-01), Blanc et al.
patent: 6097725 (2000-08-01), Glaise et al.
patent: 6101187 (2000-08-01), Cukier et al.
patent: 6108334 (2000-08-01), Blanc et al.
patent: 6125114 (2000-09-01), Blanc et al.
patent: 6189124 (2001-02-01), Glaise
patent: 6317433 (2001-11-01), Galand et al.
patent: 6324164 (2001-11-01), Luijten et al.
patent: 6343081 (2002-01-01), Blanc et al.
patent: 6370610 (2002-04-01), Glaise et al.
patent: 6411599 (2002-06-01), Blanc et al.
patent: 6421660 (2002-07-01), Glaise
patent: 6424632 (2002-07-01), Poret et al.
patent: 6452900 (2002-09-01), Blanc et al.
patent: 6522269 (2003-02-01), Blanc et al.
patent: 6584124 (2003-06-01), Glaise et al.
patent: 6606300 (2003-08-01), Blanc et al.
patent: 6661786 (2003-12-01), Abbiate et al.
patent: 6667955 (2003-12-01), Blanc et al.
patent: 6728251 (2004-04-01), Blanc et al.
patent: 6757246 (2004-06-01), Alasti et al.
patent: 6760303 (2004-07-01), Brouwer
patent: 6824393 (2004-11-01), Debord et al.
patent: 7142555 (2006-11-01), Wang
patent: 2001/0036157 (2001-11-01), Blanc et al.
patent: 2002/0006110 (2002-01-01), Brezzo et al.
patent: 2002/0024455 (2002-02-01), Abbiate et al.
patent: 2002/0075871 (2002-06-01), Blanc et al.
patent: 2002/0144208 (2002-10-01), Gallezot et al.
patent: 2002/0182899 (2002-12-01), Debord et al.
patent: 2003/0048787 (2003-03-01), Glaise et al.
patent: 2003/0099250 (2003-05-01), Blanc et al.
patent: 2003/0118044 (2003-06-01), Blanc et al.
patent: 2003/0120992 (2003-06-01), Glaise et al.
patent: 2003/0182615 (2003-09-01), Gallezot et al.
patent: 2004/0103362 (2004-05-01), Glaise et al.
patent: 2004/0105384 (2004-06-01), Gallezot et al.
patent: 2004/0128094 (2004-07-01), Blanc et al.
patent: 2004/0136451 (2004-07-01), Blanc et al.
patent: 2004/0141504 (2004-07-01), Blanc et al.
patent: 2004/0141505 (2004-07-01), Le Maut et al.
patent: 2004/0141510 (2004-07-01), Blanc et al.
patent: 2004/0143593 (2004-07-01), Le Maut et al.
patent: 2004/0193997 (2004-09-01), Gallezot et al.
Wang, W.; Dong, L.; Wolf, W., “A distributed switch archtecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics,” INFOCOM 2002. Twenty-First Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE , vol. 1, pp. 352-361 vol. 1, 2002.
Proc, ICC'92, 311.1.1-311.1.5, 1992, by T. Aramaki et al., 'Parallel “ATOM” Switch Architecture For High-Speed ATM Networks.
Blanc Alain
Glaise Rene
Le Maut Francois
Poret Michel
Abate Joseph P.
Kizou Hassan
Neff Daryl
Rutkowski Jeffrey M
LandOfFree
Method and system to enable an adaptive load balancing in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system to enable an adaptive load balancing in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system to enable an adaptive load balancing in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3979252