Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-07-18
2008-03-25
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185230, C365S233100
Reexamination Certificate
active
07349255
ABSTRACT:
A non-volatile semiconductor memory includes: multiple write pipelines, each including a memory array; a timing circuit which sequentially starts programming operations in the pipelines; and a shared charge pump and voltage regulation circuit that drives a current through the memory cells being programmed. Staggering the starts of programming operations reduces the current demand on the charge pump because spikes that occur at the starts of programming operations, for example, when using channel hot electron injection, are distributed over time rather than occurring all at once. Noise, which can reduce the accuracy of write operations, is also reduced because the total current required from the charge pump is more nearly constant. As further aspect of the invention, each write pipeline can perform a write operation as alternating programming cycles and verify cycles. During a programming cycle, the shared charge pump drives a current through a selected memory cell to change the threshold voltage of the selected memory cell. During a verify cycle, the write circuit determines whether the selected memory cell has reached its target threshold voltage level. The write pipelines can be partitioned into two banks where pipelines in one bank perform programming cycles while pipelines in the other bank perform verify cycles. More generally the write pipelines are partitioned into multiple banks where each bank starts programming cycles at times that differ from the starts of programming cycles in the other banks.
REFERENCES:
patent: 4054864 (1977-10-01), Audaire et al.
patent: 4057788 (1977-11-01), Sage
patent: 4181980 (1980-01-01), McCoy
patent: 4200841 (1980-04-01), Nagata et al.
patent: 4318188 (1982-03-01), Hoffman
patent: 4627027 (1986-12-01), Rai et al.
patent: 4809223 (1989-02-01), Brown
patent: 4852063 (1989-07-01), McNutt
patent: 4890259 (1989-12-01), Simko
patent: 4935702 (1990-06-01), Mead et al.
patent: 4989179 (1991-01-01), Simko
patent: 5028810 (1991-07-01), Castro et al.
patent: 5055897 (1991-10-01), Canepa et al.
patent: 5126967 (1992-06-01), Simko
patent: 5163021 (1992-11-01), Mehrotra
patent: 5164915 (1992-11-01), Blyth
patent: 5168465 (1992-12-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5218569 (1993-06-01), Banks
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5239500 (1993-08-01), Oguey
patent: 5241494 (1993-08-01), Blyth et al.
patent: 5243239 (1993-09-01), Khan et al.
patent: 5262984 (1993-11-01), Noguchi et al.
patent: 5272669 (1993-12-01), Samachisa et al.
patent: 5294819 (1994-03-01), Simko
patent: 5339270 (1994-08-01), Jiang
patent: 5394362 (1995-02-01), Banks
patent: 5430670 (1995-07-01), Rosenthal
patent: 5430674 (1995-07-01), Javanifard
patent: 5519654 (1996-05-01), Kato et al.
patent: 5519847 (1996-05-01), Fandrich et al.
patent: 5537350 (1996-07-01), Larsen et al.
patent: 5612913 (1997-03-01), Cappelletti et al.
patent: 5654925 (1997-08-01), Koh et al.
patent: 5680341 (1997-10-01), Wong et al.
patent: 5694356 (1997-12-01), Wong et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5748533 (1998-05-01), Dunlap et al.
patent: 5781474 (1998-07-01), Sali et al.
patent: 5784319 (1998-07-01), Villa et al.
patent: 5815425 (1998-09-01), Wong et al.
patent: 5847991 (1998-12-01), Tong et al.
patent: 5848013 (1998-12-01), Caser et al.
patent: 5867430 (1999-02-01), Chen et al.
patent: 5905673 (1999-05-01), Khan
patent: 6134141 (2000-10-01), Wong
patent: 6134145 (2000-10-01), Wong
patent: 6314025 (2001-11-01), Wong
patent: 6944058 (2005-09-01), Wong
patent: 3644322 (1988-07-01), None
patent: 0798739 (1995-10-01), None
Press Release: Intel Announces Multilevel Cell Flash Technology, Intel Corporation, 1994, 3 pages.
“Solutions OEM,” A Publication of Intel Corporation, vol. 2, No. 2, (Autumn) Sep. 1994, pp. 1-8.
Ajika et al., “A 5 Volt Only 16M BIT Flash EEPROM Cell with a Simple Stacked Gate Structure,” (Reprinted from IEDM Tech. Dig., 1990, pp. 115-118), LSI R & D Lab., Paper 5.11, pp. 209-212.
Chen et al., “Subbreakdown Drain Leakage Current in MOSFET,” IEEE, 1987, pp. 515-517.
Dov Frohman-Bentchkowsky, “A Fully Decoded 2048-Bit Electrically Programmable FAMOS Read-Only Memory” (reprinted from IEEE J. Solid-State Circuits, vol. SC-6, #5, Oct. 1971, pp. 301-306) pp. 63-68.
Lenzinger et al., “Fowler-Nordheim Tunnelling into Thermally Grown SiO2,” Journal of Applied Physics, vol. 40, No. 1, Jan. 1969, pp. 278-283.
Haddad et al., “Degradations Due to Hole Trapping in Flash Memory Cells,” 1989, IEEE Electron Device Letter, vol. 10, No. 3, pp. 117-119.
Hoe et al., “Cell and Circuit Design for Single-Poly EPROM”, 1989, IEEE Journal of Solid-State Circuits, vol. 24, No. 4, pp. 1153-1157.
Johnson et al., “A 16Kb Electrically Erasable Nonvolatile Memory,” IEEE ISSCC, Dig. Tech. Pap. 1980, pp. 125-127.
Kamiya et al., “EPROM Cell With High Gate Injection Efficiency,” IEDM Tech. Dig. 1982 (reprint) pp. 741-744.
Kazerounian et al., “A 5 Volt High Density Poly—Poly Erase Flash EPROM Cell,” IEDEM Tech. Dig., 1988 (reprint) pp. 202-205.
Kynett et al., “An In-System Reprogrammable 32Kx8 CMOS Flash Memory,” IEEE J. Solid-State Circuits, vol. 23, No. 5,.Oct. 1988 (reprint), pp. 170-175.
Naruke et al., “A New Flash-Erase EEPROM Cell with a Sidewall Select-Gate on Its Source Side,” IEDM Tech. Dig., 1989 (reprint) pp. 183-186.
Perlegos et al., “A 64K EPROM Using Scaled MOS Technology,” IEEE ISSCC Dig. Tech. Pap., 1980 (reprint) pp. 69-71.
Wu et al., “A Novel High-Speed, 5 Volt Programming EPROM Structure with Source-Side Injection,” IEDM Tech. Dig., 1986 (reprint) pp. 108-111.
Davis , Wright, Tremaine, LLP
Nguyen Tan T.
SanDisk Corporation
LandOfFree
High data rate write process for non-volatile flash memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High data rate write process for non-volatile flash memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High data rate write process for non-volatile flash memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3975680