Active solid-state devices (e.g. – transistors – solid-state diode – With shielding
Reexamination Certificate
2004-10-28
2008-03-04
Wojciechowicz, Edward (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
With shielding
C257S401000, C257S459000, C257S620000, C257S700000, C257S758000, C257S774000
Reexamination Certificate
active
07339256
ABSTRACT:
A semiconductor device includes a first insulating layer provided above a semiconductor substrate. The first insulating layer includes a layer consisting essentially of a material having a relative dielectric constant smaller than 3. The first insulating layer includes a first integral structure consisting of a plug and wiring. The upper surface of the wiring is flush with the upper surface of the first insulating layer, and the lower surface of the plug is flush with the lower surface of the first insulating layer. A region protective member is formed of a second integral structure consisting of a plug and wiring. The second integral structure extends from the upper surface of the first insulating layer to the lower surface of the first insulating layer. The region protective member surrounds one of first to n-th regions (n being a natural 2 or more) partitioned by a boundary region on a horizontal plane.
REFERENCES:
patent: 5994762 (1999-11-01), Suwanai et al.
patent: 6037668 (2000-03-01), Cave et al.
patent: 6313037 (2001-11-01), Kajita et al.
patent: 6563148 (2003-05-01), Kawashima et al.
patent: 2004/0113238 (2004-06-01), Hasunuma
patent: 2004/0119164 (2004-06-01), Kurashima et al.
patent: 1534777 (2004-10-01), None
patent: 11-307633 (1999-11-01), None
patent: 2001-267323 (2001-09-01), None
K. Higashi, et al., “A Manufacturable Copper/Low-k SiOC/SiCN Process Technology for 90nm-node High Performance eDRAM”, Proceedings of the HTC 2002, Jun. 3, 2002, pp. 15-17.
K. Higashi, et al., “Temperature dependence of wire-wire capacitance in damascene structure with low-k dielectrics”, Extended Abstracts (The 47thSpring Meeting, 2000): The Japan Society of Applied Physics and Related Societies, No. 2, Mar. 28, 2000, p. 851.
Hasunuma Masahiko
Ito Sachiyo
Matsunaga Noriaki
Nakamura Naofumi
Nishioka Takeshi
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Wojciechowicz Edward
LandOfFree
Semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3974871