Implementing instruction set architectures with...

Details Implementing instruction set architectures with... Implementing instruction set architectures with...

2006-06-02

2008-09-02

Chan, Eddie P (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

C712S217000, C712S218000, C712S219000, C712S210000

Reexamination Certificate

active

07421566

ABSTRACT:
There are provided methods and computer program products for implementing instruction set architectures with non-contiguous register file specifiers. A method for processing instruction code includes processing a fixed-width instruction of a fixed-width instruction set using a non-contiguous register specifier of a non-contiguous register specification. The fixed-width instruction includes the non-contiguous register specifier.

REFERENCES:
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 5175816 (1992-12-01), Kimura et al.
patent: 5265204 (1993-11-01), Kimura et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5625784 (1997-04-01), Purcell
patent: 5737625 (1998-04-01), Jaggar
patent: 5768574 (1998-06-01), Dutton et al.
patent: 5822778 (1998-10-01), Dutton et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5926646 (1999-07-01), Pickett et al.
patent: 6014739 (2000-01-01), Christie
patent: 6154832 (2000-11-01), Maupin
patent: 6157996 (2000-12-01), Christie et al.
patent: 6437790 (2002-08-01), Kimura et al.
patent: 6839828 (2005-01-01), Gschwind et al.
patent: 7047393 (2006-05-01), Paver et al.
patent: 7210023 (2007-04-01), Rose et al.
patent: 7334116 (2008-02-01), Iwata
patent: 2005/0114629 (2005-05-01), Altman et al.
patent: 2005/0160097 (2005-07-01), Gschwind et al.
Jeremiassen, T.E, “Sleipnir. An instruction-level simulator generator”, Computer Design, 2000. Proceedings. 2000 International Conference; Pub Date: 2000: pp. 23-31.
MIPS Technologies “MIPS32 Architecture for Programmers, vol. I: Introduction to the MIPS32 Architecture”, Document No. MD00082, Rev: 0.95, Mar. 12, 2001: pp. 1-77.
Neil E. Johnson, “Code size optimization for embedded processors”, Technical Report, Nov. 2007, pp. 1-159.
Oguz Ergin, “Register File Optimization for Superscalar Microprocessors”, 2005, pp. 1-171.
M. Moudgill, K. Pingali, S. Vassilidis in “Register Renaming and Dynamic Speculation: An Alternative Approach,” in Proceedings of the 26th Annual International Symposium on Microarchitecture, pp. 202-213, Dec. 1993.
Moreno et al., in “An innovative low-power high-performance programmable signal processor for digital communications”, IBM Journal of Research and Development, vol. 47, No. 2/3, 2003, pp. 299-326.
R. H. Dennard et al., in “Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions,” IEEE Journal of Solid-State Circuits, SC-9, pp. 256-268, 1974.

Affiliated with

Also associated with

Rating

Implementing instruction set architectures with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementing instruction set architectures with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing instruction set architectures with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3972828