Method of fabricating self-aligned bipolar transistor

Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S310000, C438S313000, C438S318000, C438S320000

Reexamination Certificate

active

07422951

ABSTRACT:
The present invention provides a method of fabricating a self-aligned bipolar transistor, by which the fabricating method can be simplified by forming P+ and N+ junctions by self-alignment and by which device reliability can be enhanced. The present invention includes the steps of forming a well in a substrate isolated by a device isolation layer, forming a polysilicon gate on the substrate, forming an insulating layer on the substrate, forming a sidewall spacer on lateral sides of the polysilicon gate by etching the insulating layer, forming a P+ion implanted region in the substrate, forming an N+ion implanted region in the substrate, and forming silicide on the P+and N+ion implanted regions.

REFERENCES:
patent: 6235568 (2001-05-01), Murthy et al.
patent: 6372590 (2002-04-01), Nayak et al.
patent: 2004/0063263 (2004-04-01), Suzuki et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of fabricating self-aligned bipolar transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating self-aligned bipolar transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating self-aligned bipolar transistor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3971399

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.