Method of determining signal propagation delay through circuit e

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1750

Patent

active

056361300

ABSTRACT:
A method is provided for accurately determining the propagation delay of a gate under consideration in a static timing analyzer. This is accomplished by determining both the output load and input rise time of the gate under consideration. These values are then compared with a load versus rise time grid having previously determined values of propagation delay (points) for specified combinations of load and input rise time. These points are then used to interpolate a value of propagation delay for the gate under consideration by an interpolation technique that accounts for at least one of the following non-linear effects: the feed forward capacitance of a gate, soft switching, gate resistance, source and drain resistance, and/or other non-linear effects. The method accounts for each non-linear effect by imparting a corresponding component to propagation delay only in that range of output load and input rise time for which that non-linear effect is most pronounced.

REFERENCES:
patent: 5210700 (1993-05-01), Tom
patent: 5475605 (1995-12-01), Lin
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5508937 (1996-04-01), Abato et al.
patent: 5544071 (1996-08-01), Keren et al.
Library Compiler Reference Manual, vol. 1, Version 3.0, Oct. 1992.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of determining signal propagation delay through circuit e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of determining signal propagation delay through circuit e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of determining signal propagation delay through circuit e will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-396308

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.