Method and apparatus for sensing in charge trapping...

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185030, C365S185180, C365S185260, C365S185270

Reexamination Certificate

active

10973593

ABSTRACT:
A memory cell with a charge trapping structure is read by measuring current between the substrate region of the memory cell and one of the source region of the memory cell and the drain region of the memory cell. The read operation decreases the coupling between different parts of the charge trapping structure when other parts of the charge trapping structure store data that are not of interest. The sensing window of the memory cell can be greatly improved by this read operation.

REFERENCES:
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 5365083 (1994-11-01), Tada
patent: 5483484 (1996-01-01), Endoh et al.
patent: 5617357 (1997-04-01), Haddad et al.
patent: 5753950 (1998-05-01), Kojima
patent: 5768192 (1998-06-01), Eitan
patent: 5814853 (1998-09-01), Chen
patent: 6011725 (2000-01-01), Eitan
patent: 6160286 (2000-12-01), Chi
patent: 6288943 (2001-09-01), Chi
patent: 6436769 (2002-08-01), Kanamori
patent: 6510082 (2003-01-01), Le et al.
patent: 6614686 (2003-09-01), Kawamura
patent: 6639836 (2003-10-01), Hung et al.
patent: 6646914 (2003-11-01), Haddad et al.
patent: 6657894 (2003-12-01), Yeh et al.
patent: 6670240 (2003-12-01), Ogura et al.
patent: 6690601 (2004-02-01), Yeh et al.
patent: 6771543 (2004-08-01), Wong et al.
patent: 6808986 (2004-10-01), Rao et al.
patent: 6826080 (2004-11-01), Park et al.
patent: 6873004 (2005-03-01), Han et al.
patent: 2002/0167844 (2002-11-01), Han et al.
patent: 2002/0181283 (2002-12-01), Ghodsi
patent: 2003/0032243 (2003-02-01), Ogura et al.
patent: 2003/0214844 (2003-11-01), Iijima
patent: 2005/0162921 (2005-07-01), Kurihara
patent: 2005/0190606 (2005-09-01), Houdt et al.
U.S. Appl. No. 10/855,286, filed May 26, 2004, entitled “NAND-Type Non-Volatile Memory Cell and Method for Operating Same,” 51 pages.
Yeh, C.C., et al., “PHINES: A Novel Low Power Program/Erase, Small Pitch, 2-Bit per Cell Flash Memory,” Electron Devices Meeting, 2002. IEDM '02. Digest. International , Dec. 8-11, 2002, pp. 931-934.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for sensing in charge trapping... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for sensing in charge trapping..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for sensing in charge trapping... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3955903

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.