Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2008-05-27
2008-05-27
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S161000
Reexamination Certificate
active
11606757
ABSTRACT:
Some embodiments include a delay locked circuit having multiple paths. A first path measures a timing of a first clock signal during a measurement. A second path generates a second clock signal based on the first clock signal. The delay locked circuit periodically performs the measurement to adjust a timing relationship between the first and second clock signals. The time interval between one measurement and the next measurement is unequal to the cycle time of the first clock signal. Additional embodiments are disclosed.
REFERENCES:
patent: 3955158 (1976-05-01), Upadhyayula et al.
patent: 3993957 (1976-11-01), Davenport
patent: 5691660 (1997-11-01), Busch et al.
patent: 5717353 (1998-02-01), Fujimoto
patent: 5930182 (1999-07-01), Lee
patent: 5946244 (1999-08-01), Manning
patent: 6002281 (1999-12-01), Jones et al.
patent: 6081462 (2000-06-01), Lee
patent: 6085345 (2000-07-01), Taylor
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6108793 (2000-08-01), Fujii et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6181174 (2001-01-01), Fujieda et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6275079 (2001-08-01), Park
patent: 6292040 (2001-09-01), Iwamoto et al.
patent: 6313676 (2001-11-01), Abe et al.
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 6374360 (2002-04-01), Keeth et al.
patent: 6378079 (2002-04-01), Mullarkey
patent: 6381194 (2002-04-01), Li
patent: 6385129 (2002-05-01), Silvestri
patent: 6388480 (2002-05-01), Stubbs
patent: 6414903 (2002-07-01), Keeth et al.
patent: 6421789 (2002-07-01), Ooishi
patent: 6421801 (2002-07-01), Maddux et al.
patent: 6438060 (2002-08-01), Li
patent: 6446180 (2002-09-01), Li et al.
patent: 6456130 (2002-09-01), Schnell
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6492852 (2002-12-01), Fiscus
patent: 6600912 (2003-07-01), Stepp et al.
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6621317 (2003-09-01), Saeki
patent: 6771103 (2004-08-01), Watanabe et al.
patent: 6876594 (2005-04-01), Griesmer et al.
patent: 6937076 (2005-08-01), Gomm
patent: 7212057 (2007-05-01), Gomm et al.
patent: 2002/0017939 (2002-02-01), Okuda et al.
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2003/0011414 (2003-01-01), Bell
patent: 2003/0012320 (2003-01-01), Bell
patent: 2003/0179639 (2003-09-01), Bell et al.
patent: 2003/0214334 (2003-11-01), Gomm et al.
patent: 2003/0214338 (2003-11-01), Silvestri
patent: 2003/0215040 (2003-11-01), Bell et al.
patent: 2005/0242850 (2005-11-01), Kawasaki
patent: 2006/0250859 (2006-11-01), Bell et al.
Jang, Seong-Jin , et al., “A Compact Ring Delay Line for High Speed Synchronous DRAM”,IEEE 1998 Symposium on VLSI Circuits Digest of Technical Papers, (Jun. 11-13, 1998),60-61.
Kim, Jae J., et al., “A low-jitter mixed-mode DLL for high-speed DRAM applications”,IEEE Journal of Solid State Circuits, 35 (10), (Oct. 2000),1430-1436.
Tamura, H. , et al., “Partial response detection technique for driver power reduction in high speed memory-to-processor communications”,IEEE International Solid-State Circuits Conference, 1997, Digest of Technical Papers, 44th ISSCC., (1997),342-343, 482.
“U.S. Appl. No. 10/147,146 Final Office Action mailed Mar. 7, 2006”, 12 pgs.
“U.S. Appl. No. 10/147,146 Non Final Office Action mailed Jan. 10, 2007”, 25 pgs.
“U.S. Appl. No. 10/147,146 Non Final Office Action mailed Jun. 29, 2006”, 18 pgs.
“U.S. Appl. No. 10/147,146 Non Final Office Action mailed Sep. 20, 2005”, 12 pgs.
“U.S. Appl. No. 10/147,146 Notice of Allowance mailed Aug. 24, 2007”, NOAR,8 pgs.
“U.S. Appl. No. 10/147,146 Response filed Apr. 10, 2007 to Non Final Office Action mailed Jan. 10, 2007”, 21 pgs.
“U.S. Appl. No. 10/147,146 Response filed Jun. 7, 2006 to Final Office Action mailed Mar. 7, 2006”, 25 pgs.
“U.S. Appl. No. 10/147,146 Response filed Aug. 8, 2007 to Final Office Action mailed Jul. 10, 2007”, 16 pgs.
“U.S. Appl. No. 10/147,146 Response filed Sep. 28, 2006 to Non Final Office Action mailed Jun. 29, 2006”, 21 pgs.
“U.S. Appl. No. 10/147,146 Response filed Dec. 12, 2005 to Non Final Office Action mailed Sep. 20, 2005”, 23 pgs.
“U.S. Appl. No. 11/458,631 Amendment filed May 15, 2007”, 6 pgs.
“U.S. Appl. No. 11/458,631 Non Final Office Action mailed Oct. 3, 2006”, 7 pgs.
“U.S. Appl. No. 11/458,631 Response filed Jan. 3, 2007 to Non Final Office Action mailed Oct. 3, 2006”, 12 pgs.
Bell Debra M.
Gomm Tyler J.
Cox Cassandra
Micro)n Technology, Inc.
LandOfFree
Measure-controlled circuit with frequency control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Measure-controlled circuit with frequency control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Measure-controlled circuit with frequency control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3953691