Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2008-07-01
2008-07-01
Nguyen, Dao H (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S108000, C438S109000, C438S127000, C257S686000, C257S777000, C257SE21503, C257SE23065
Reexamination Certificate
active
11202510
ABSTRACT:
A semiconductor device that does not include a molded body or package. The semiconductor device includes a substrate and a die coupled to the substrate. The die is coupled to the substrate such that the source and gate regions of the die, assuming a MOSFET-type device, are coupled to the substrate. Solder balls are provided adjacent to the die such that when the semiconductor device is coupled to a printed circuit board, the exposed surface of the serves as the drain connections while the solder balls serve as the source and gate connections.
REFERENCES:
patent: 4517051 (1985-05-01), Gadzik et al.
patent: 5159535 (1992-10-01), Desai et al.
patent: 5616958 (1997-04-01), Laine et al.
patent: 5637916 (1997-06-01), Joshi
patent: 5765280 (1998-06-01), Joshi
patent: 5777386 (1998-07-01), Higashi et al.
patent: 5789809 (1998-08-01), Joshi
patent: 6023094 (2000-02-01), Kao et al.
patent: 6049624 (2000-04-01), Wilson et al.
patent: 6084308 (2000-07-01), Kelkar et al.
patent: 6133634 (2000-10-01), Joshi
patent: 6137164 (2000-10-01), Yew et al.
patent: 6168973 (2001-01-01), Hubbard
patent: 6175162 (2001-01-01), Kao et al.
patent: 6225699 (2001-05-01), Ference et al.
patent: 6255143 (2001-07-01), Briar
patent: 6294403 (2001-09-01), Joshi
patent: 6380620 (2002-04-01), Suminoe et al.
patent: 6462421 (2002-10-01), Hsu et al.
patent: 6469384 (2002-10-01), Joshi
patent: 6479903 (2002-11-01), Briar
patent: 6489678 (2002-12-01), Joshi
patent: 6566749 (2003-05-01), Joshi et al.
patent: 6627991 (2003-09-01), Joshi
patent: 6633030 (2003-10-01), Joshi
patent: 6661082 (2003-12-01), Granada et al.
patent: 6683375 (2004-01-01), Joshi et al.
patent: 6696321 (2004-02-01), Joshi
patent: 2002/0066950 (2002-06-01), Joshi
patent: 2002/0066959 (2002-06-01), Joshi
patent: 2002/0100962 (2002-08-01), Joshi
patent: 2002/0192935 (2002-12-01), Joshi et al.
patent: 2003/0011005 (2003-01-01), Joshi
patent: 2003/0042403 (2003-03-01), Joshi
patent: 2003/0075786 (2003-04-01), Joshi et al.
patent: 2003/0107126 (2003-06-01), Joshi
patent: 2003/0122247 (2003-07-01), Joshi
patent: 2003/0173684 (2003-09-01), Joshi et al.
patent: 2003/0197278 (2003-10-01), Joshi et al.
patent: 2004/0041242 (2004-03-01), Joshi
patent: 2004/0056364 (2004-03-01), Joshi et al.
patent: 63-104435 (1988-05-01), None
patent: 08-279572 (1996-10-01), None
patent: 09-064099 (1997-03-01), None
patent: 11-238828 (1999-08-01), None
patent: 2000-077563 (2000-03-01), None
“Flex Interconnect of Multi-Chip Modules”; IBM Technical Disclosure Bulletin No. NN9312463; Dec. 1993; pp. 463-464; vol. 36, No. 12.
Fairchild Semiconductor Corporation
Nguyen Dao H
LandOfFree
Unmolded package for a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unmolded package for a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unmolded package for a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3922908