Semiconductor integrated circuit device

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S750000, C257S751000, C257S758000

Reexamination Certificate

active

10970024

ABSTRACT:
A barrier layer and a copper film are successively formed on a silicon oxide film including a groove for wiring in the silicon oxide film and a silicon nitride film, both formed on a semiconductor substrate. Thereafter, the barrier layer and the copper film are removed from outside of the groove for wiring, thereby forming a wiring. Tungsten is selectively or preferentially grown on the wiring to selectively form a tungsten film on the wiring. After the formation of the copper film, a treatment with hydrogen may be performed. After the formation of the wiring, the semiconductor substrate may be cleaned with a cleaning solution capable of removing a foreign matter or a contaminant metal. After the formation of the wiring, a treatment with hydrogen is carried out.

REFERENCES:
patent: 4695327 (1987-09-01), Grebinski
patent: 5478436 (1995-12-01), Winebarger et al.
patent: 5723387 (1998-03-01), Chen
patent: 5733176 (1998-03-01), Robinson et al.
patent: 5892281 (1999-04-01), Akram et al.
patent: 5893756 (1999-04-01), Berman et al.
patent: 5976975 (1999-11-01), Joshi et al.
patent: 6028362 (2000-02-01), Omura
patent: 6037664 (2000-03-01), Zhao et al.
patent: 6069068 (2000-05-01), Rathore et al.
patent: 6130161 (2000-10-01), Ashley et al.
patent: 6258659 (2001-07-01), Gruening et al.
patent: 6258710 (2001-07-01), Rathore et al.
patent: 6261950 (2001-07-01), Tobben et al.
patent: 6261953 (2001-07-01), Uozumi
patent: 6265779 (2001-07-01), Grill et al.
patent: 6287954 (2001-09-01), Ashley et al.
patent: 6348731 (2002-02-01), Ashley et al.
patent: 6358832 (2002-03-01), Edelstein et al.
patent: 0949673 (1999-10-01), None
patent: 8-222568 (1996-08-01), None
patent: 09-064034 (1997-03-01), None
patent: 09-064034 (1997-03-01), None
patent: 10-135153 (1998-05-01), None
patent: 10-229084 (1998-08-01), None
patent: 11-016906 (1999-01-01), None
patent: 11-016906 (1999-01-01), None
Saito et al., “Impact of Low Pressure Long Throw Sputtering Method on Submicron Copper Metallization”, Proceedings of IITC, Jun. 1998, pp. 98-162.
Yoshihiko et al, “Process of Completely Covered Cu Wiring” (English translation).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3922721

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.