Data processing device comprising a multiport RAM as a sequentia

Details Data processing device comprising a multiport RAM as a sequentia Data processing device comprising a multiport RAM as a sequentia

1992-07-31

1996-06-04

Beausoliel, Jr., Robert W.

G06F 1100

Patent

active

055242073

ABSTRACT:
In a data processing device for use in a carrier transmission system in processing a device input signal of a plurality of channels, a single data processing circuit (21) and a multiport RAM (33) are used together with a write and read clock counter (51(1)) in place of a great number of data processing circuits, equal in number to an integral multiple of the number of channels, and a likewise great number of sequential circuits, such as D-type flip-flops. Through a supply arrangement which is preferably a selector (41) for selectively supplying a test signal to the RAM, a processed output signal is supplied from the data processing circuit to the RAM as a processed input signal for storage as memorized signals according to the channels and for read out as a device output signal. If desired, additional clock counters (51(2) to 51(N)) are used for read out of the memorized signals as additional device output signals. The stored test signal may be read out as a RAM test output signal, which can be processed by the data processing circuit, supplied through the selector, stored in the RAM, and read out as a processing circuit test output signal.

REFERENCES:
patent: 4405992 (1983-09-01), Blau et al.
patent: 4734852 (1988-03-01), Johnson et al.
patent: 4766564 (1988-08-01), DeGroot
patent: 4768188 (1988-08-01), Barnhart et al.
patent: 4802125 (1989-01-01), Yamada
patent: 4831515 (1989-05-01), Kamada et al.
patent: 4835774 (1989-05-01), Ooshima et al.
patent: 4908825 (1990-03-01), Vea
patent: 4933839 (1990-06-01), Kinoshita et al.
patent: 4962500 (1990-10-01), Nakagawa
patent: 5056089 (1991-10-01), Furuta et al.
patent: 5117393 (1992-05-01), Miyazawa et al.
patent: 5132973 (1992-07-01), Obermeyer
patent: 5224101 (1993-06-01), Popyack, Jr.
patent: 5271001 (1993-12-01), Hadano
patent: 5291449 (1994-03-01), Dehara
Patent Abstracts of Japan, vol. 13, No. 413 (E-820), Sep. 12, 1983 & JP-A-11 52 828 (Mitsubishi Electric Corp.) Jun. 15, 1989.

Affiliated with

Also associated with

Rating

Data processing device comprising a multiport RAM as a sequentia does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing device comprising a multiport RAM as a sequentia, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing device comprising a multiport RAM as a sequentia will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-392145