Full-rate clock data retiming in time division multiplexers

Details Full-rate clock data retiming in time division multiplexers Full-rate clock data retiming in time division multiplexers

2007-10-23

2007-10-23

Pezzlo, John (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Combining or distributing information via time channels

C370S535000

Reexamination Certificate

active

10314052

ABSTRACT:
Apparatus for use in providing full-rate clock data retiming in a time division multiplexer, wherein the time division multiplexer includes an N to 1 time division multiplexer circuit and a retiming circuit, comprises the following circuitry. The apparatus comprises first circuitry for generating a half-rate clock from a full-rate clock used by the retiming circuit and for providing selective adjustment of a phase associated with the half-rate clock within a range of D degrees. The apparatus further comprises second circuitry, coupled to the first circuitry, for generating a set of sub-rate clocks from the phase-adjustable half-rate clock for use by the N to 1 time division multiplexer circuit in generating a multiplexed data stream from N parallel data streams, such that the retiming circuit is able to operate within a clock phase margin associated therewith. Phase adjustment need not be dependent on a rate associated with the multiplexed data stream, and may be continuous or discrete. When D is 180°, the retiming circuit is effectively able to operate with a clock phase margin of 360°.

REFERENCES:
patent: 5301196 (1994-04-01), Ewen et al.
Y. Nakasha et al., “A 43 Gb/s Full-Rate-Clock 4:1 Multiplexer in InP-based HEMT Technology” International Solid-State Circuit Conference Digest, 3 pages, 2002.

Affiliated with

Also associated with

Rating

Full-rate clock data retiming in time division multiplexers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Full-rate clock data retiming in time division multiplexers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full-rate clock data retiming in time division multiplexers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3902121